aboutsummaryrefslogtreecommitdiff
path: root/model/riscv_pmp_control.sail
AgeCommit message (Collapse)AuthorFilesLines
2020-02-06Handle locked TOR entries when writing PMP addresses.Prashanth Mundkur1-1/+1
Fixes #36.
2019-09-04Merge remote-tracking branch 'origin/master' into vmem_ext.vmem_extRobert Norton1-5/+5
2019-08-19RISC-V spec, without implicit castsAlasdair Armstrong1-5/+5
2019-07-22Make a custom exception code available for extensions, and remove the ↵Prashanth Mundkur1-4/+4
E_CHERI code. Enable extensions for PTE checks and PTW errors, and propagate those into exception codes.
2019-07-15Allow extensions to types of memory access, and factor out PTE and PTW ↵Prashanth Mundkur1-12/+12
definitions.
2019-06-24Add PMP checks to physical memory accesses.Prashanth Mundkur1-3/+25
- unify AccessType and ReadType since they were essentially redundant, making it easier to implement PMP checks for ReadWrite/atomic accesses. - add command line options to enable PMP in the platform - also fix the matching for the case when all entries are off
2019-06-21Checked locked flag on PMP reg writes, and add the special case for the ↵Prashanth Mundkur1-2/+6
pmpaddr0 check.
2019-06-20Hook in csr reads/writes to PMP regs. Locked entries are not yet handled.Prashanth Mundkur1-15/+15
2019-06-20Add PMP address and entry matching, and priority logic.Prashanth Mundkur1-0/+159
This is specialized for now for the smallest PMP grain of 4 bytes.