Age | Commit message (Collapse) | Author | Files | Lines | |
---|---|---|---|---|---|
2020-06-16 | Use an output file for generated branch information in the coverage build. | Prashanth Mundkur | 1 | -2/+3 | |
2020-06-15 | Remove obsolete Coq axiom | Brian Campbell | 1 | -2/+0 | |
2020-06-15 | Update handwritten Coq support files to match current Sail. | Brian Campbell | 2 | -10/+4 | |
2020-06-15 | Update Coq part of the Makefile to use opam packages by default | Brian Campbell | 1 | -5/+28 | |
2020-06-15 | Release version 0.50.5 | Thibaut Pérami | 1 | -1/+1 | |
2020-06-15 | c emulator makefile tweak, as suggested by Thibaut | Christopher Pulte | 1 | -1/+1 | |
2020-06-10 | Enable sailcov support in c_emulator if SAILCOV is set in the environment. | Prashanth Mundkur | 2 | -1/+19 | |
2020-06-09 | Properly handle invalid virtual addresses in address translation. | Prashanth Mundkur | 2 | -6/+28 | |
Fixes #58. | |||||
2020-06-05 | Avoid relying on ext_access_type values in PMP, to be compatible with ↵ | Prashanth Mundkur | 1 | -8/+8 | |
extensions. | |||||
2020-06-04 | - upgrade to opam 2 package | Christopher Pulte | 4 | -6/+10 | |
- make opam package include files required for building rmem | |||||
2020-05-28 | Remove effects on assembly introduced in 1bb74ef9, fix effects on ↵ | Prashanth Mundkur | 4 | -18/+18 | |
encdec_compressed. | |||||
2020-05-28 | Merge pull request #54 from scottj97/fix-mtval | Prashanth Mundkur | 1 | -18/+18 | |
Fix mtval when store gets bad PMP | |||||
2020-05-27 | Fix bug: mtval (and [su]tval) should get vaddr, not paddr | Scott Johnson | 1 | -2/+2 | |
2020-05-27 | Rename var to distinguish vaddr from paddr | Scott Johnson | 1 | -16/+16 | |
2020-05-27 | Rename param to distinguish vaddr from paddr | Scott Johnson | 1 | -2/+2 | |
2020-05-26 | Fix FMIN/FMAX when QNaN+SNaN (#53) | Scott Johnson | 2 | -40/+33 | |
* New functions to simplify float NaN detection * Remove unnecessary intermediate values Now that we have simpler function f_is_NaN * FMIN/FMAX should return canonical NaN if both operands are NaN Fixes #52. * Simplify logic for FMIN/FMAX Spec says "If only one operand is a NaN, the result is the non-NaN operand." So no need to distinguish SNaN from QNaN here. | |||||
2020-05-22 | Add compressed F,D instructions. | Prashanth Mundkur | 4 | -4/+166 | |
Fixes #51. | |||||
2020-05-22 | Prevent access to N-mode registers and mstatus/mip/mie bits when N-mode is ↵ | Prashanth Mundkur | 2 | -12/+16 | |
disabled. Fixes #50. | |||||
2020-05-22 | Add a Makefile target for new Sail->C backend | Alasdair | 2 | -0/+35 | |
2020-04-28 | Update status doc to mention xlen handling limitations. | Prashanth Mundkur | 1 | -0/+4 | |
2020-04-27 | Clear mstatus.mprv on mret and sret, and hardwire it to 0 when user-mode is ↵ | Prashanth Mundkur | 2 | -2/+6 | |
not supported. | |||||
2020-04-27 | Add the mcountinhibit register. | Prashanth Mundkur | 3 | -1/+19 | |
2020-04-27 | Handle writes to misa.{F,D}. | Prashanth Mundkur | 1 | -3/+8 | |
2020-04-21 | Fix mstatus.MPRV fetches (#48) | Scott Johnson | 4 | -14/+11 | |
* Add {} so I can add a new variable here next * Create new variable which I will soon reuse * Plumb in the access type to effectivePrivilege So I can use it to fix #47 next. * Instruction fetches should not be affected by mstatus.MPRV Fixes #47. * Remove now-redundant privilege calculation | |||||
2020-04-14 | Update pointers to the Sail-annotated specifications, and update model ↵ | Prashanth Mundkur | 2 | -5/+6 | |
status for F/D. | |||||
2020-04-07 | Switch floating-point comparisons to using softfloat to avoid missed ↵ | Prashanth Mundkur | 8 | -55/+199 | |
corner-cases in hand-rolled helpers. | |||||
2020-04-06 | Fix fcsr exception accrual for non-softfloat paths. | Prashanth Mundkur | 3 | -103/+92 | |
2020-04-02 | Fix a bug in the softfloat interface that caused exception flags not to get ↵ | Prashanth Mundkur | 5 | -17/+19 | |
accrued into fcsr. | |||||
2020-04-01 | Set mtval to 0 on ebreak. Fixes #44. | Prashanth Mundkur | 2 | -1/+8 | |
2020-04-01 | Add a clarifying comment. | Prashanth Mundkur | 1 | -1/+2 | |
2020-04-01 | Add clarifying comment. | Prashanth Mundkur | 1 | -1/+1 | |
2020-04-01 | Merge pull request #45 from scottj97/pmpcfg | Prashanth Mundkur | 2 | -9/+9 | |
Fix several pmpcfg issues. This is the simplest way to mask, the alternative is to create a custom function to set each field. I'll add a comment for that magic value. | |||||
2020-03-29 | Mask pmpXcfg bits as required by spec | Scott Johnson | 1 | -1/+1 | |
See "Figure 3.28: PMP configuration register format." in RISC-V Privileged Spec. Bits 6 and 5 are required to be 0. | |||||
2020-03-29 | Read pmpcfg* value back out when reporting its value | Scott Johnson | 1 | -4/+4 | |
So that the reported value will see the masked bits that I am going to add next. | |||||
2020-03-29 | Fix typos that made pmp8cfg and pmp9cfg unwritable | Scott Johnson | 1 | -4/+4 | |
I'm not sure why this didn't cause a Sail compile error. | |||||
2020-03-03 | Add bit negation to prelude | Thomas Bauereiss | 1 | -1/+5 | |
For bounds calculation in sail-cheri-riscv. | |||||
2020-02-28 | Make types of min/max more precise | Thomas Bauereiss | 1 | -8/+6 | |
Might help typechecking sail-cheri-riscv code. | |||||
2020-02-26 | Add convenience 'osim' target for ocaml emulator. | Robert Norton | 1 | -0/+2 | |
2020-02-25 | Change operand order for csr instructions assembly to match spec. Fixes #34. | Robert Norton | 1 | -2/+2 | |
2020-02-25 | Re-instate csr names in assembly with an alternative workaround for sail bug ↵ | Robert Norton | 2 | -1/+6 | |
https://github.com/rems-project/sail/issues/62 . This reverts 82c7152b7374d9c24b2464a055aa4cd140048717. Fixes #35. | |||||
2020-02-25 | Revert "Further workaround for Sail mapping bug." | Robert Norton | 1 | -2/+2 | |
This reverts commit 82c7152b7374d9c24b2464a055aa4cd140048717. | |||||
2020-02-19 | Merge pull request #42 from arichardson/loopback | Prashanth Mundkur | 1 | -1/+1 | |
Only listen for RVFI-DII messages on 127.0.0.1 | |||||
2020-02-19 | Only listen for RVFI-DII messages on 127.0.0.1 | Alex Richardson | 1 | -1/+1 | |
2020-02-14 | Change RVFI ram size to 8MB as requested by Jon Woodruff. TODO: should make ↵ | Robert Norton | 1 | -1/+1 | |
it possible to override this using the -z option. | |||||
2020-02-13 | Merge pull request #41 from scottj97/fcsr-fix | Prashanth Mundkur | 2 | -5/+4 | |
Report correct value in trace for CSR writes to frm and fflags | |||||
2020-02-13 | Report correct value in trace for CSR writes to frm and fflags | Scott Johnson | 2 | -5/+4 | |
Previously it was always reporting the entire fcsr value as the new value of fflags/frm. Fixes #40. | |||||
2020-02-06 | Update mstatus.SD bit as well when dirtying the floating-point status. | Prashanth Mundkur | 1 | -5/+9 | |
2020-02-06 | Handle locked TOR entries when writing PMP addresses. | Prashanth Mundkur | 3 | -22/+28 | |
Fixes #36. | |||||
2020-02-06 | Initialize fdregs for rvfi. | Prashanth Mundkur | 1 | -0/+1 | |
2020-02-06 | Improve handling of fcsr by making it a bitfield. | Prashanth Mundkur | 4 | -55/+75 | |
Also properly dirty the FS bit in mstatus when writing to floating-point state. Fixes #38. |