aboutsummaryrefslogtreecommitdiff
path: root/Makefile
diff options
context:
space:
mode:
authorrsnikhil <nikhil@acm.org>2019-10-22 13:17:39 -0400
committerrsnikhil <nikhil@acm.org>2019-10-22 13:17:39 -0400
commit7692d8225258b57892e9a333104fce89a75f425f (patch)
tree5800acaa5121a8574b37a088219a8fc536652206 /Makefile
parent130502465d947d93442fb5ca4c748a8ad502c8aa (diff)
downloadsail-riscv-7692d8225258b57892e9a333104fce89a75f425f.zip
sail-riscv-7692d8225258b57892e9a333104fce89a75f425f.tar.gz
sail-riscv-7692d8225258b57892e9a333104fce89a75f425f.tar.bz2
Work-in-progress commit; some 'execute' clauses completed (detail below).
Added riscv_softfloat_interface.sail file with stubs for external calls to Berkeley softfloat. These are invoked by the 'execute' clauses. Finished execute clauses for FADD/FSUB/FMUL/FDIV for _S and _D. Finished execute clauses for FMADD/FMSUB/FNMSUB/FNMADD for _S and _D.
Diffstat (limited to 'Makefile')
-rw-r--r--Makefile3
1 files changed, 2 insertions, 1 deletions
diff --git a/Makefile b/Makefile
index d0c8453..1fe33e5 100644
--- a/Makefile
+++ b/Makefile
@@ -17,7 +17,8 @@ endif
# Instruction sources, depending on target
SAIL_CHECK_SRCS = riscv_addr_checks_common.sail riscv_addr_checks.sail riscv_misa_ext.sail
-SAIL_DEFAULT_INST = riscv_insts_base.sail riscv_insts_aext.sail riscv_insts_cext.sail riscv_insts_mext.sail riscv_insts_zicsr.sail riscv_insts_next.sail riscv_insts_fdext.sail
+SAIL_DEFAULT_INST = riscv_insts_base.sail riscv_insts_aext.sail riscv_insts_cext.sail riscv_insts_mext.sail riscv_insts_zicsr.sail riscv_insts_next.sail
+SAIL_DEFAULT_INST += riscv_softfloat_interface.sail riscv_insts_fdext.sail
SAIL_SEQ_INST = $(SAIL_DEFAULT_INST) riscv_jalr_seq.sail
SAIL_RMEM_INST = $(SAIL_DEFAULT_INST) riscv_jalr_rmem.sail riscv_insts_rmem.sail