aboutsummaryrefslogtreecommitdiff
path: root/src/target
AgeCommit message (Expand)AuthorFilesLines
2015-11-30add armv7a_cache handlersOleksij Rempel8-2/+1132
2015-11-30cortex_a: add cortex_a_[read|write]_memory_ahbOleksij Rempel1-53/+103
2015-11-30cortex_a: add cortex_a_[read|write]_bufferOleksij Rempel1-0/+71
2015-11-30cortex_a: remove cache handlers from cortex_a_write_phys_memoryOleksij Rempel1-54/+0
2015-11-30cortex_a: remove ahb support for phys_memory accessOleksij Rempel1-34/+14
2015-11-27adi_v5: Fix wrong ap valueAlamy Liu1-3/+3
2015-11-13target: cortex_a: add deinit_target handler to free memoryPaul Fertser1-0/+12
2015-11-07target: cortex_a: do not create new register cache every resetPaul Fertser1-3/+7
2015-11-07Cortex A/R : Allow interrupt disable during single-stepEvan Hunter2-0/+91
2015-11-05armv7a: correct calculation of ttbr0_maskMatthias Welwarsky2-46/+51
2015-11-05armv7a: re-read ttb information if ttbcr changesMatthias Welwarsky2-6/+18
2015-11-03helper/fileio: Use size_t for file size.Marc Schink3-6/+6
2015-11-03target: tell which target state is meantOleksij Rempel1-1/+2
2015-11-03cortex_m: dwt_num_comp should be set to zero in cortex_m_dwt_free()Tomas Vanek1-0/+1
2015-10-30quark: updating license to GPLv2+Ivan De Cesaris5-10/+15
2015-10-30Cortex-M: Detect Flash Patch Revision and implement Rev. 2 handling.Uwe Bonnes2-3/+15
2015-09-30ADIv5: Fix typo in log messageEvan Hunter1-1/+1
2015-09-30armv7m: Fix memory leak in register caching.Marc Schink3-1/+38
2015-09-05server: tcl_trace commandAustin Morton3-9/+84
2015-08-06target/testee: manage target->stateRobert Jordens1-0/+5
2015-08-06target: check memory handlers before use for all typesKarl Palsson1-24/+16
2015-05-17server: avoid the tcl server crashing when there is no targetAustin Morton2-1/+2
2015-04-24target/cortex_a: examination should be done every time it's asked forPaul Fertser1-3/+3
2015-04-24target: try to reexamine even when polling failsPaul Fertser1-6/+4
2015-04-16Fix several format specifiers errors exposed by arm-none-eabiPaul Fertser3-6/+6
2015-04-14target/arm_adi_v5, cortex_m: retry ahbap_debugport_init few times in case of ...Paul Fertser2-51/+68
2015-04-14target/cortex_a: emit a clear error message when dbgbase can't be detectedPaul Fertser1-1/+4
2015-04-14jtag/adi_v5_jtag: fix infinite recursion in jtagdp_transaction_endcheck()Paul Fertser1-3/+2
2015-04-14Cortex-A: Don't flush the data/unified cache if MMU is offUwe Kleine-König1-7/+7
2015-04-02target/target.c: fixed rp check bug in asynchronous flash write algorithm.DmitryShpak1-1/+1
2015-03-25target/adi_v5_swd, cortex_m: properly handle more cases requiring reconnectPaul Fertser2-22/+36
2015-03-25drivers/cmsis-dap: port to common SWD frameworkPaul Fertser2-326/+0
2015-03-25armv7m_trace, stlink: provide APIs to capture trace with an adapterPaul Fertser2-5/+52
2015-03-25armv7m: add generic trace support (TPIU, ITM, etc.)Paul Fertser10-8/+419
2015-03-09server, target, cortex_m: add deinit_target to the API to free resourcesPaul Fertser6-0/+49
2015-03-09target/target: call event handlers around examine when polling resumesPaul Fertser1-14/+10
2015-03-09target/cortex_m: do not leak memory on reexaminationPaul Fertser3-0/+33
2015-03-09target: fix timer callbacks processingPaul Fertser2-26/+35
2015-03-09arm11: initialise DPM and register cache before reading DSCR for the first timePaul Fertser1-6/+6
2015-03-09openrisc: add profiling functionFranck Jullien1-0/+50
2015-03-09armv7m: do not access FPU registers when not presentPaul Fertser3-4/+16
2015-03-09armv7m: add FPU registers supportPaul Fertser8-45/+137
2015-03-09target/arm_disassembler: add exception related disassemblypierre Kuo2-5/+39
2015-03-09target/cortex_a: remove dead assignmentPaul Fertser1-1/+0
2015-03-09server: tcl_notifications commandAustin Morton2-1/+105
2015-02-22Remove long-deprecated "target count" and "target number" commands.Robert P. J. Day1-64/+0
2015-02-22 cortex_m: Add Cortex-M0 identification to ROM-table display.Uwe Bonnes1-0/+12
2015-02-22Cortex A: fix extra memory read and non-word sizesChristopher Head1-238/+658
2015-02-11target/profiling: Use the correct method to access registersAndreas Fritiofson1-1/+1
2015-02-11xscale: Use the correct method to access registersAndreas Fritiofson1-2/+2
generated by cgit v1.1 at 2024-10-20 18:47:59 +0000