aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2023-11-18xtensa: update XDM register map for TRAX supportianst4-0/+123
2023-11-18doc: xtensa architecture clarifications/fixesianst1-6/+13
2023-11-18target: Remove break/watchpoints in target_destroy()Marc Schink1-0/+3
2023-11-18target: fix segmentation fault on target createAntonio Borneo1-1/+1
2023-11-18target: use boolean values for 'valid' and 'dirty' flagsAntonio Borneo4-19/+19
2023-11-18nor: rsl10: fix minor coding styleAntonio Borneo1-2/+4
2023-11-11contrib/rtos-helpers/FreeRTOS-openocd: change license to CC0-1.0Antonio Borneo1-1/+1
2023-11-11LICENSES: Add the CC0-1.0 licenseAntonio Borneo2-0/+131
2023-11-11pld/certus: fix crash when loading bitstreamDaniel Anselmi1-0/+1
2023-11-11tcl/board: Add TI AM273 launchpad configNishanth Menon1-0/+25
2023-11-11tcl/target/ti_k3: Add AM273 SoCNishanth Menon1-0/+21
2023-11-11tcl/board: Add TI AM263 launchpad configNishanth Menon1-0/+25
2023-11-11tcl/target/ti_k3: Add AM263 SoCNishanth Menon1-0/+18
2023-11-11tcl/board: Add TI AM243 launchpad configNishanth Menon1-0/+25
2023-11-11tcl/target/ti_k3: Add AM243 SoCNishanth Menon1-0/+9
2023-11-11tcl/target/ti_k3: Sort the SoC documentation alphabeticallyNishanth Menon1-10/+10
2023-11-11tcl/target/ti_k3: Make Cortex-A processors optionalNishanth Menon1-16/+18
2023-11-11tcl/target/ti_k3: Convert memory access ap port num as a variableNishanth Menon1-1/+4
2023-11-11tcl/target/ti_k3: Convert Cortex-R5 ap port num as a variableNishanth Menon1-2/+3
2023-11-11tcl/target/ti_k3: Convert sysctrl ap port num as a variableNishanth Menon1-2/+5
2023-11-11target: Add a debug_reason commandPeter Collingbourne2-0/+31
2023-11-11target/breakpoints: make breakpoint_watchpoint_remove_all staticErhan Kurubas1-1/+1
2023-11-11target: fix a memory leak in image_openEvgeniy Naydanov1-8/+14
2023-11-11target/mips32: update mips32 config register parsingWalter Ji2-7/+321
2023-11-11target: Fix get_reg, prevent returning invalid dataMarek Vrbka1-1/+1
2023-11-11tcl/board: add board configuration for Advantech IMX8QM DMSSE20Oliver Graute1-0/+23
2023-11-11target/target: Use boolean values for 'valid' flagMarc Schink1-2/+2
2023-11-11jep106: update to revision JEP106BH September 2023Antonio Borneo1-4/+51
2023-10-27OpenOCD memory leak in `hwthread_update_threads()`Kirill Radkin1-0/+1
2023-10-27flash/nor/spi: add guide to select proper erase cmdTomas Vanek1-4/+21
2023-10-25jtag/drivers: Extension of jtag_libusb_openEasyDevKits15-17/+29
2023-10-25tools/scripts: iManufacturer added to camelcase.txtEasyDevKits1-0/+1
2023-10-25target/mips32: check read regs result in save contextWalter Ji1-1/+5
2023-10-25target/mips32: rework mips core register related functionsWalter Ji6-173/+508
2023-10-14target: check if target is not examined on reg commandParshintsev Anatoly1-0/+4
2023-10-14server/gdb_server: Log gdb index in debug messages.Tim Newsome1-13/+20
2023-10-14target: Change the watchpoint type print from number to letterMarek Vrbka1-2/+3
2023-10-14breakpoints: add rwp all commandMarek Vrbka4-41/+93
2023-10-14command: Prepend logs during command captureMarek Vrbka2-13/+15
2023-10-14target: Fix an issue with rwp/rbp command in smp targetsKirill Radkin1-4/+8
2023-10-14arm_opcode: Add support for ARM MCRR/MRRCFlorian Fainelli6-0/+262
2023-10-07target/nrf52: Create and configure TPIUFrank Plowman1-0/+49
2023-10-07tcl/target/ti_k3: Add AXI-AP port for direct SoC memory map accessNishanth Menon1-0/+3
2023-10-07tcl/target/ti_k3: Introduce RTOS array variable to set various CPU RTOSesNishanth Menon1-4/+17
2023-10-07tcl/target/ti_k3: Add coreid identification to SMP processorsDubravko Srsan1-1/+1
2023-10-07tcl/target/ti_k3: Fix smp target descriptionDubravko Srsan1-1/+1
2023-10-07target: return error if attempting to access non-existing registersParshintsev Anatoly1-2/+2
2023-10-07target/arc: do not invalidate icache when (un)setting breakpointsArtemiy Volkov1-6/+0
2023-10-07armv8_dpm: fix registers read at debug entryAntonio Borneo1-2/+9
2023-10-02target/cortex_m: support Infineon Cortex-M33 from SLx2 MCUAhmed Boughanmi3-13/+20
generated by cgit v1.1 at 2024-08-17 11:40:32 +0000