aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)AuthorFilesLines
2017-07-03Dummy travis config, so development isn't blocked.travis-nopTim Newsome1-0/+12
Getting an actual build going isn't as trivial as it should be. This should allow development to keep going until I've got that figured out.
2017-07-03Merge pull request #73 from riscv/old_triggersTim Newsome1-44/+130
Add back support for type 1 triggers
2017-07-03Merge pull request #69 from riscv/multi-gdbPalmer Dabbelt3-43/+66
Fix the multi-GDB mode bugs
2017-07-03Merge pull request #72 from dmitryryzhov/examine_restore_temp_regPalmer Dabbelt1-0/+12
Restore value of temporary register (s0) in examine OpenOCD procedure…
2017-07-03Fix trigger set/clear bug.Tim Newsome1-2/+2
2017-07-03Add back support for type 1 triggers.old_triggersTim Newsome1-42/+120
They were implemented, and people want to keep using them. Also make OpenOCD tolerate cores that have $misa at 0xf10 instead of the current address of 0x301. Actually return an error when we fail to read a CSR. Tweak cache_set32() debug output.
2017-07-01Fix comment about saving the temporary register in examine procedure.Dmitry Ryzhov1-2/+6
2017-06-30Restore value of temporary register (s0) in examine OpenOCD procedure in ↵Dmitry Ryzhov1-0/+8
case of core can not execute 64 bit instruction.
2017-06-27Check for errors in read_csr().Tim Newsome1-2/+10
Also slightly improve debugging output.
2017-06-21Don't set breakpoints on disabled hartsv20170621Palmer Dabbelt1-0/+6
2017-06-21No longer hard-code the non-RTOS hart to 0Palmer Dabbelt1-3/+4
I was just being lazy here.
2017-06-21Allow memory writes to proceed on all hartsPalmer Dabbelt1-6/+0
2017-06-21Refactor examine, to avoid some assertionsPalmer Dabbelt1-9/+16
Now that we're supporting non-RTOS multi-hart mode there's some more assertions that you're running on the right hart. Those assertions aren't sane very early in examine, so I avoid them.
2017-06-21Factor out checking if harts should be usedPalmer Dabbelt3-18/+35
Rather than having a bunch of "if rtos" stuff, I now just check "if hart_enabled". This makes some code paths cleaner, all of which were buggy in the non-RTOS multi-hart mode.
2017-06-20Set current_hartid from coreidPalmer Dabbelt3-7/+5
This avoids a bunch of RTOS special cases.
2017-06-20Merge pull request #68 from riscv/multicorePalmer Dabbelt4-38/+89
Testsuite now passes on multicore target
2017-06-20Set hardware triggers on all harts.multicoreTim Newsome1-33/+69
Right now we're using "threads" to represent harts. gdb/OpenOCD assume there's only one set of hardware breakpoints among all threads. Make it so.
2017-06-20Don't immediately segfault with -rtos on v0.11.Tim Newsome1-0/+3
2017-06-20Comment curious code.Tim Newsome1-0/+4
2017-06-20Update list of "threads" when harts are discovered.Tim Newsome3-5/+13
This ensures that "info threads" is accurate as soon as gdb connects. Also print out number of triggers that is discovered in examine().
2017-06-20Merge pull request #67 from riscv/cosmeticsTim Newsome3-77/+147
Various cosmetic improvements
2017-06-19Put early DEBUG notice of XLEN back.Tim Newsome1-0/+5
2017-06-16Update debug_defines. Clarify debug output.Tim Newsome2-52/+118
Update debug_defines from the spec, commit 920ec9a690. Decode dmstatus scans in the debug output.
2017-06-16Fix comment.Tim Newsome1-1/+1
2017-06-16Tell the user about detected harts.Tim Newsome1-8/+10
2017-06-16Tighten up debug output.Tim Newsome1-17/+14
Assuming the program allocating code works, we don't need its output. Only output parts of the debug RAM that are actually doing something.
2017-06-16Merge pull request #66 from riscv/whitespaceTim Newsome6-335/+333
Fix indentation to match OpenOCD style.
2017-06-15Fix indentation to match OpenOCD style.Tim Newsome6-335/+333
This change is just in the whitespace. There are no code changes. See http://openocd.org/doc-release/doxygen/stylec.html
2017-06-15Merge pull request #64 from riscv/release-fixesTim Newsome2-5/+12
Two fixes from the release branch
2017-06-15Merge pull request #65 from riscv/print64Palmer Dabbelt1-4/+7
Fix print statements to work with 64-bit addresses
2017-06-15Fix print statements to work with 64-bit addressesTim Newsome1-4/+7
2017-06-15Jump to the RTOS hartid after haltingPalmer Dabbelt1-0/+7
When I disappeared the polls everywhere I forgot to sanitize the hartid after halting. This is an invariant that GDB expects: when you return from a halt whatever thread is marked as currently selected is the thread that the next register accesses reference.
2017-06-15Clear abstract errors from register_read_directPalmer Dabbelt1-5/+5
2017-06-15Merge pull request #63 from riscv/crc64Palmer Dabbelt1-1/+1
Accept 64-bit addresses in CRC requests.
2017-06-15Accept 64-bit addresses in CRC requests.Tim Newsome1-1/+1
2017-06-14Merge pull request #62 from riscv/riscv64Palmer Dabbelt308-10671/+17226
Merge mainline OpenOCD
2017-06-13Fix the build.Tim Newsome5-77/+85
Main change is to make riscv_addr_t be unsigned. The rest is mechanical fixing of types, print statements, and a few signed/unsigned compares. Smoketest indicates everything is working more or less as before.
2017-06-13Merge branch 'remotes/openocd/master' into riscv64Tim Newsome303-10594/+17141
Merged 1025be363e2bf42f1613083223a2322cc3a9bd4c Conflicts: src/flash/nor/Makefile.am src/rtos/Makefile.am src/rtos/rtos.c src/target/Makefile.am src/target/target.c src/target/target_type.h Doesn't build yet, but I fixed the conflicts that git pointed out.
2017-06-08Merge pull request #60 from riscv/timTim Newsome1-25/+25
Fix dmi_read() indentation; remove \n in LOG_ERROR
2017-06-08Fix dmi_read() indentation; remove \n in LOG_ERRORTim Newsome1-25/+25
2017-06-07riscv: Move the initialization of the field inside the structure for consistencyMegan Wachs1-5/+1
2017-06-07riscv: v13 -- dmi_write must still check for the OP resultv20170608Megan Wachs1-21/+17
2017-06-06%p already includes 0x (on gcc)Tim Newsome1-4/+4
2017-06-06Don't leave fd undefined.Tim Newsome1-1/+1
When gcc isn't optimizing well, it might not realize that it's not possible to return fd without initializing it, and then the build fails due to -Werror.
2017-06-02flash: nor: ath79: fix build failure due to recent MIPS changesPaul Fertser1-37/+35
Change-Id: I7139b0658f048afea2d16216c93e8946356a630d Signed-off-by: Paul Fertser <fercerpav@gmail.com> Reviewed-on: http://openocd.zylin.com/4151 Tested-by: jenkins Reviewed-by: Salvador Arroyo <sarroyofdez@yahoo.es>
2017-05-31flash: Add support for Atheros (ath79) SPI interfaceTobias Diedrich6-1/+948
Supported SoCs: AR71xx, AR724x, AR91xx, AR93xx, QCA9558 Extended and revised version of my original patch submitted by Dmytro here: http://openocd.zylin.com/#/c/3390 This driver is using pure SPI mode, so the flash base address is not used except some flash commands (e.g. "flash program") need it to distinguish the banks. Example config with all 3 chip selects: flash bank flash0 ath79 0 0 0 0 $_TARGETNAME cs0 flash bank flash1 ath79 0x10000000 0 0 0 $_TARGETNAME cs1 flash bank flash2 ath79 0x20000000 0 0 0 $_TARGETNAME cs2 Example usage: > flash probe flash0 Found flash device 'win w25q128fv' (ID 0x001840ef) flash 'ath79' found at 0x00000000 > flash probe flash1 No SPI flash found > flash probe flash2 No SPI flash found > flash banks > flash read_bank flash0 /tmp/test.bin 0x00000000 0x1000 reading 4096 bytes from flash @0x00000000 wrote 4096 bytes to file /tmp/test.bin from flash bank 0 at offset 0x00000000 in 28.688066s (0.139 KiB/s) Change-Id: I5feb697722c07e83a9c1b361a9db7b06bc699aa8 Signed-off-by: Tobias Diedrich <ranma+openocd@tdiedrich.de> Reviewed-on: http://openocd.zylin.com/3612 Tested-by: jenkins Reviewed-by: Dmytro <dioptimizer@hotmail.com> Reviewed-by: Paul Fertser <fercerpav@gmail.com>
2017-05-31imx_gpio: add mmap based jtag interface for IMX processorsGrzegorz Kostka6-2/+623
For some targets (like nrf51) sysfs driver is too slow. This patch implements memory maped driver for IMX processors. Mostly based on bcm2835gpio. Tested on imx6ul CPU. However, it should work on any NXP IMX CPU. Change-Id: Idace4c98181c6e9c64dd158bfa52631204b5c4a7 Signed-off-by: Grzegorz Kostka <kostka.grzegorz@gmail.com> Reviewed-on: http://openocd.zylin.com/4106 Tested-by: jenkins Reviewed-by: Paul Fertser <fercerpav@gmail.com>
2017-05-25Return 5 (SIGBREAK) not 2 (SIGINT) after a stepPalmer Dabbelt1-1/+1
GDB seems to just go off the rails if I return a SIGINT.
2017-05-25Pass EVENT_RESUMED in the RTOSPalmer Dabbelt1-2/+3
I missed this event. It appears to do nothing.
2017-05-25Invalidate the register cache when rtos_hartid==-1Palmer Dabbelt1-1/+4
This means I don't know what hart to look at, so I might as well invalidate the register cache. Without this, you might get stale registers the first time you ask for them.
generated by cgit v1.1 at 2024-10-12 11:03:43 +0000