aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2022-03-12tcl/stm32l5x|u5x: refactor common tcl codeTarek BOCHKATI3-315/+164
2022-03-12flash/stm32f1x,f2x: fix endianess in slow fallback flash writeTomas Vanek2-8/+2
2022-03-05target/arm_tpiu: Fix usage of 'tpiu create'Marc Schink1-1/+1
2022-03-05target/arm_tpiu: Fix 'tpiu create' parameter checkMarc Schink1-1/+1
2022-03-05target/arm_tpiu: Make error message easier to understandMarc Schink1-1/+2
2022-03-05target/tcl: Add get_reg functionMarc Schink2-0/+137
2022-03-05target/tcl: Add set_reg functionMarc Schink2-0/+95
2022-03-03From upstream (#684)Tim Newsome56-322/+2046
2022-03-01riscv: implement maskisr steponly command (#681)Erhan Kurubas3-32/+140
2022-03-01flash/stm32l4x: fix maybe-uninitialized compiler errorTarek BOCHKATI1-1/+1
2022-02-26gdb_server: check target examined while combining reg listAntonio Borneo1-0/+12
2022-02-26gdb_server: fix double freeAntonio Borneo1-15/+17
2022-02-26board: Add NXP LS1088ARDBSean Anderson1-0/+14
2022-02-26target: ls1088a: Add service processorSean Anderson1-0/+32
2022-02-26target: Add support for ls1088aSean Anderson1-0/+42
2022-02-26cpld: altera-epm240: Increase adapter speedSean Anderson1-0/+4
2022-02-26cpld: altera-epm240: Add additional IDCODEsSean Anderson1-1/+14
2022-02-25flash/nor/stm32xx: fix segfault accessing Cortex-M part numberTomas Vanek4-16/+39
2022-02-25target/cortex_m: add Cortex-M part number getterTomas Vanek1-0/+18
2022-02-25target/armv7m,cortex_m: introduce checked arch_info cast routinesTomas Vanek2-9/+69
2022-02-25target/cortex_m: fix target_to_cm() helperTomas Vanek1-1/+1
2022-02-25flash/nor/stm32f2x: Fix erase of bank 2 sectorsSimon Johansson1-2/+2
2022-02-21riscv: call debug_execution related events (#679)Erhan Kurubas1-8/+13
2022-02-19.gitmodules: switch away from repo.or.czAntonio Borneo1-2/+2
2022-02-15Merge pull request #678 from riscv/invalidate-progbuf-cacheTim Newsome3-5/+39
2022-02-14rtos: threadx: Add hla_target support for ThreadXBen McMorran1-0/+12
2022-02-14Merge pull request #676 from erhankur/fix/riscv_remove_trigger_return_codeTim Newsome1-1/+1
2022-02-14server: remove remaining crust from dropped eCos codeAntonio Borneo4-42/+0
2022-02-14Fix small memory leak.Tim Newsome1-3/+5
2022-02-14gdb_server: Include thread name as XML attributeBen McMorran1-2/+8
2022-02-14Cadence virtual debug interface (vdebug) integrationJacek Wuwer13-2/+1364
2022-02-14doxygen: fix some function prototype descriptionAntonio Borneo3-5/+2
2022-02-14target/riscv: revive 'riscv resume_order'Tim Newsome2-3/+9
2022-02-14helper/list: add list_for_each_entry_direction()Antonio Borneo1-0/+14
2022-02-14target/smp: use a struct list_head to hold the smp targetsAntonio Borneo16-177/+135
2022-02-14fix progbuf cache: another two cases for invalidationJan Matyas2-4/+12
2022-02-14fix progbuf cache: invalidate it when neededJan Matyas3-4/+30
2022-02-11Merge pull request #677 from riscv/gitmodulesTim Newsome1-4/+4
2022-02-10.gitmodules: switch away from repo.or.czTim Newsome1-4/+4
2022-02-09riscv: fix remove_trigger return code for unavailable hw bp slotErhan Kurubas1-1/+1
2022-02-07fix missing thread ID in stop reply when smp-configured hart (but not hart 0)...Greg Savin3-7/+31
2022-02-05semihosting: User defined operation, Tcl command exec on hostZoltán Dudás7-4/+162
2022-02-04Merge pull request #674 from riscv/from_upstreamTim Newsome13-105/+285
2022-01-31Ask the RTOS which target to set swbp on. (#673)Tim Newsome4-6/+35
2022-01-29semihosting: use open mode flags from GDB, not from sys/stat.hPavel Kirienko1-12/+28
2022-01-29Combine register lists of smp targets.Tim Newsome1-2/+104
2022-01-29aarch64: support for aarch32 ARM_MODE_UNDJulien Massot2-0/+7
2022-01-29tcl/board: Add EVB-LAN9255 configHans-Erik Floryd1-0/+11
2022-01-29flash/nor/atsame5: add LAN9255 devicesHans-Erik Floryd1-0/+3
2022-01-28Merge branch 'master' into from_upstreamTim Newsome13-105/+285
generated by cgit v1.1 at 2024-11-16 04:45:20 +0000