diff options
author | Tim Sander <tim@krieglstein.org> | 2014-03-21 17:43:04 +0100 |
---|---|---|
committer | Paul Fertser <fercerpav@gmail.com> | 2014-03-29 07:16:00 +0000 |
commit | 91a36fcf0a8f1f44cb74ffdddb04c46f732b8a4b (patch) | |
tree | 21e453df1fda3d82e649c8cef446e454faf2647b /tcl | |
parent | 6f62e2428efe93735e828d60fec2cfc63c4ca753 (diff) | |
download | riscv-openocd-91a36fcf0a8f1f44cb74ffdddb04c46f732b8a4b.zip riscv-openocd-91a36fcf0a8f1f44cb74ffdddb04c46f732b8a4b.tar.gz riscv-openocd-91a36fcf0a8f1f44cb74ffdddb04c46f732b8a4b.tar.bz2 |
tcl: add Zynq-7000 target and Zedboard board configs
Change-Id: Ia7f2a57d1b32dda9936ad87e22635f7749ff3ce1
Signed-off-by: Tim Sander <tim@krieglstein.org>
Signed-off-by: Paul Fertser <fercerpav@gmail.com>
Reviewed-on: http://openocd.zylin.com/2061
Tested-by: jenkins
Diffstat (limited to 'tcl')
-rw-r--r-- | tcl/board/digilent_zedboard.cfg | 11 | ||||
-rw-r--r-- | tcl/target/zynq_7000.cfg | 25 |
2 files changed, 36 insertions, 0 deletions
diff --git a/tcl/board/digilent_zedboard.cfg b/tcl/board/digilent_zedboard.cfg new file mode 100644 index 0000000..08d1a61 --- /dev/null +++ b/tcl/board/digilent_zedboard.cfg @@ -0,0 +1,11 @@ +# +# Digilent Zedboard Rev.C, Rev.D with Xilinx Zynq chip +# +# http://zedboard.com/product/zedboard +# + +source [find interface/ftdi/digilent_jtag_smt2.cfg] + +reset_config srst_only srst_push_pull + +source [find target/zynq_7000.cfg] diff --git a/tcl/target/zynq_7000.cfg b/tcl/target/zynq_7000.cfg new file mode 100644 index 0000000..55156ac --- /dev/null +++ b/tcl/target/zynq_7000.cfg @@ -0,0 +1,25 @@ +# +# Xilinx Zynq-7000 All Programmable SoC +# +# http://www.xilinx.com/products/silicon-devices/soc/zynq-7000/index.htm +# + +set _CHIPNAME zynq +set _TARGETNAME $_CHIPNAME.cpu + +jtag newtap zynq_pl bs -irlen 6 -ircapture 0x1 -irmask 0x03 \ + -expected-id 0x23727093 \ + -expected-id 0x03727093 + +jtag newtap $_CHIPNAME dap -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id 0x4ba00477 + +target create ${_TARGETNAME}0 cortex_a -chain-position $_CHIPNAME.dap \ + -coreid 0 -dbgbase 0x80090000 +target create ${_TARGETNAME}1 cortex_a -chain-position $_CHIPNAME.dap \ + -coreid 1 -dbgbase 0x80092000 +target smp ${_TARGETNAME}0 ${_TARGETNAME}1 + +adapter_khz 1000 + +${_TARGETNAME}0 configure -event reset-assert-post "cortex_a dbginit" +${_TARGETNAME}1 configure -event reset-assert-post "cortex_a dbginit" |