aboutsummaryrefslogtreecommitdiff
path: root/tcl/target
diff options
context:
space:
mode:
authorUwe Bonnes <bon@elektron.ikp.physik.tu-darmstadt.de>2015-11-11 12:54:19 +0100
committerFreddie Chopin <freddie.chopin@gmail.com>2015-11-12 15:03:40 +0000
commitc4b8c74140bc03d376efe919d8b81231dc5a0700 (patch)
treec0c5f84c12d51a13018b68d12c96e7c88984dc15 /tcl/target
parentc3ea15dc62afcbdb69f4d8ee74c782426b650133 (diff)
downloadriscv-openocd-c4b8c74140bc03d376efe919d8b81231dc5a0700.zip
riscv-openocd-c4b8c74140bc03d376efe919d8b81231dc5a0700.tar.gz
riscv-openocd-c4b8c74140bc03d376efe919d8b81231dc5a0700.tar.bz2
stm32xxx.cfg: Only touch IWDG and WWDG in DBGMCU_APB1_FZ.
Change-Id: Ie0298c8e73bebeccc9346534d63aab4cae49e4f7 Signed-off-by: Uwe Bonnes <bon@elektron.ikp.physik.tu-darmstadt.de> Reviewed-on: http://openocd.zylin.com/3104 Tested-by: jenkins Reviewed-by: Andreas Färber <afaerber@suse.de> Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
Diffstat (limited to 'tcl/target')
-rw-r--r--tcl/target/stm32f2x.cfg4
-rw-r--r--tcl/target/stm32f3x.cfg2
-rw-r--r--tcl/target/stm32f4x.cfg4
-rwxr-xr-xtcl/target/stm32f7x.cfg4
-rw-r--r--tcl/target/stm32l1.cfg4
5 files changed, 9 insertions, 9 deletions
diff --git a/tcl/target/stm32f2x.cfg b/tcl/target/stm32f2x.cfg
index 0095615..0e734de 100644
--- a/tcl/target/stm32f2x.cfg
+++ b/tcl/target/stm32f2x.cfg
@@ -84,8 +84,8 @@ $_TARGETNAME configure -event examine-end {
mmw 0xE0042004 0x00000007 0
# Stop watchdog counters during halt
- # DBGMCU_APB1_FZ = DBG_IWDG_STOP | DBG_WWDG_STOP
- mww 0xE0042008 0x00001800
+ # DBGMCU_APB1_FZ |= DBG_IWDG_STOP | DBG_WWDG_STOP
+ mmw 0xE0042008 0x00001800 0
}
$_TARGETNAME configure -event trace-config {
diff --git a/tcl/target/stm32f3x.cfg b/tcl/target/stm32f3x.cfg
index ca8e6e1..f3ea40b 100644
--- a/tcl/target/stm32f3x.cfg
+++ b/tcl/target/stm32f3x.cfg
@@ -99,7 +99,7 @@ proc stm32f3x_default_examine_end {} {
mmw 0xe0042004 0x00000007 0 ;# DBGMCU_CR |= DBG_STANDBY | DBG_STOP | DBG_SLEEP
# Stop watchdog counters during halt
- mww 0xe0042008 0x00001800 ;# DBGMCU_APB1_FZ = DBG_IWDG_STOP | DBG_WWDG_STOP
+ mmw 0xe0042008 0x00001800 0 ;# DBGMCU_APB1_FZ |= DBG_IWDG_STOP | DBG_WWDG_STOP
}
proc stm32f3x_default_reset_init {} {
diff --git a/tcl/target/stm32f4x.cfg b/tcl/target/stm32f4x.cfg
index 51d76e7..9aadf62 100644
--- a/tcl/target/stm32f4x.cfg
+++ b/tcl/target/stm32f4x.cfg
@@ -96,8 +96,8 @@ $_TARGETNAME configure -event examine-end {
mmw 0xE0042004 0x00000007 0
# Stop watchdog counters during halt
- # DBGMCU_APB1_FZ = DBG_IWDG_STOP | DBG_WWDG_STOP
- mww 0xE0042008 0x00001800
+ # DBGMCU_APB1_FZ |= DBG_IWDG_STOP | DBG_WWDG_STOP
+ mmw 0xE0042008 0x00001800 0
}
$_TARGETNAME configure -event trace-config {
diff --git a/tcl/target/stm32f7x.cfg b/tcl/target/stm32f7x.cfg
index 833ef94..1662467 100755
--- a/tcl/target/stm32f7x.cfg
+++ b/tcl/target/stm32f7x.cfg
@@ -80,8 +80,8 @@ $_TARGETNAME configure -event examine-end {
mmw 0xE0042004 0x00000007 0
# Stop watchdog counters during halt
- # DBGMCU_APB1_FZ = DBG_IWDG_STOP | DBG_WWDG_STOP
- mww 0xE0042008 0x00001800
+ # DBGMCU_APB1_FZ |= DBG_IWDG_STOP | DBG_WWDG_STOP
+ mmw 0xE0042008 0x00001800 0
}
$_TARGETNAME configure -event trace-config {
diff --git a/tcl/target/stm32l1.cfg b/tcl/target/stm32l1.cfg
index 7754c84..790c495 100644
--- a/tcl/target/stm32l1.cfg
+++ b/tcl/target/stm32l1.cfg
@@ -114,8 +114,8 @@ $_TARGETNAME configure -event examine-end {
mmw 0xE0042004 0x00000007 0
# Stop watchdog counters during halt
- # DBGMCU_APB1_FZ = DBG_IWDG_STOP | DBG_WWDG_STOP
- mww 0xE0042008 0x00001800
+ # DBGMCU_APB1_FZ |= DBG_IWDG_STOP | DBG_WWDG_STOP
+ mmw 0xE0042008 0x00001800 0
}
$_TARGETNAME configure -event trace-config {