aboutsummaryrefslogtreecommitdiff
path: root/src/target/target.c
diff options
context:
space:
mode:
authorSpencer Oliver <spen@spen-soft.co.uk>2014-01-24 12:43:41 +0000
committerSpencer Oliver <spen@spen-soft.co.uk>2014-02-04 20:53:49 +0000
commit47d4224d48199e700f7f685c7965a9864dde5f20 (patch)
tree6b98262a327a53a4d77b740f726ac3f47bd86462 /src/target/target.c
parent698eaf9896b9b490676b13cf532c0161f7fb67c8 (diff)
downloadriscv-openocd-47d4224d48199e700f7f685c7965a9864dde5f20.zip
riscv-openocd-47d4224d48199e700f7f685c7965a9864dde5f20.tar.gz
riscv-openocd-47d4224d48199e700f7f685c7965a9864dde5f20.tar.bz2
doc: add missing reg command argument 'force'
The argument 'force' enables a user to bypass the internal cache and read a target register directly. However it is missing from the user guide. Change-Id: I26f689eec20b38a0dc5294626b25df566b554446 Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-on: http://openocd.zylin.com/1897 Tested-by: jenkins
Diffstat (limited to 'src/target/target.c')
-rw-r--r--src/target/target.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/target/target.c b/src/target/target.c
index b7abffe..43d2c6a 100644
--- a/src/target/target.c
+++ b/src/target/target.c
@@ -5871,9 +5871,9 @@ static const struct command_registration target_exec_command_handlers[] = {
.name = "reg",
.handler = handle_reg_command,
.mode = COMMAND_EXEC,
- .help = "display or set a register; with no arguments, "
- "displays all registers and their values",
- .usage = "[(register_name|register_number) [value]]",
+ .help = "display (reread from target with \"force\") or set a register; "
+ "with no arguments, displays all registers and their values",
+ .usage = "[(register_number|register_name) [(value|'force')]]",
},
{
.name = "poll",