diff options
| author | Antonio Borneo <borneo.antonio@gmail.com> | 2020-05-25 11:19:07 +0200 |
|---|---|---|
| committer | Antonio Borneo <borneo.antonio@gmail.com> | 2020-07-26 20:12:56 +0100 |
| commit | f5cc8360fdf4c004c9efa2132645f9319ceef49d (patch) | |
| tree | af509cf377d70777e7578a396e5933a3f49a2fad /src/rtos/linux.c | |
| parent | 19aa77cc7fc369af2da9ca1b1539161284f90286 (diff) | |
| download | riscv-openocd-f5cc8360fdf4c004c9efa2132645f9319ceef49d.zip riscv-openocd-f5cc8360fdf4c004c9efa2132645f9319ceef49d.tar.gz riscv-openocd-f5cc8360fdf4c004c9efa2132645f9319ceef49d.tar.bz2 | |
target/arm720t: fix memory leak of register cache
There is no method to free the register cache, allocated in
arm720t_init_target().
Issue identified by tracking all calls to arm7tdmi_init_target().
Implement the method arm720t_deinit_target() by calling directly
arm7tdmi_deinit_target().
NOT TESTED on a real arm720t target.
Tested on a arm926ejs (SPEAr320) by hacking the target type and
pretending it is a xscale:
sed -i s/arm926ejs/arm720t/ tcl/target/spear3xx.cfg
Change-Id: I53c1f46c1a355a710e8df01468b19220671569dc
Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-on: http://openocd.zylin.com/5697
Tested-by: jenkins
Diffstat (limited to 'src/rtos/linux.c')
0 files changed, 0 insertions, 0 deletions