aboutsummaryrefslogtreecommitdiff
path: root/doc
diff options
context:
space:
mode:
authorHsiangkai <Hsiangkai@gmail.com>2019-12-11 04:18:03 +0800
committerTim Newsome <tim@sifive.com>2019-12-10 12:18:03 -0800
commit9886f7737403d2ea378dd3349de4b70b1b62ce54 (patch)
treeb5e3ac819ae113642a8c6591e1a8b3b27b941ae0 /doc
parentaec5cca15b41d778fb85e95b38a9a552438fec6a (diff)
downloadriscv-openocd-9886f7737403d2ea378dd3349de4b70b1b62ce54.zip
riscv-openocd-9886f7737403d2ea378dd3349de4b70b1b62ce54.tar.gz
riscv-openocd-9886f7737403d2ea378dd3349de4b70b1b62ce54.tar.bz2
riscv: translate virtual address to physical address. (#425)
* riscv: translate virtual address to physical address. * riscv: fix formatting errors. * riscv: fix build errors. * riscv: Remove redundant command for virtual address access. * Revert "riscv: Remove redundant command for virtual address access." This reverts commit 990d09eac37d2effcfc5c0d0b5c99678f45e7d7f. * riscv: Change command disable_virt2phys to set_enable_virt2phys 1. Avoid double negative logic to make users easy to use. 2. Add document about new comomand 'riscv set_enable_virt2phys on|off'
Diffstat (limited to 'doc')
-rw-r--r--doc/openocd.texi8
1 files changed, 7 insertions, 1 deletions
diff --git a/doc/openocd.texi b/doc/openocd.texi
index 9aeeb1c..504ffeb 100644
--- a/doc/openocd.texi
+++ b/doc/openocd.texi
@@ -9472,12 +9472,18 @@ When on, prefer to use System Bus Access to access memory. When off, prefer to
use the Program Buffer to access memory.
@end deffn
-@deffn Command {riscv riscv_enable_virtual} on|off
+@deffn Command {riscv set_enable_virtual} on|off
When on, memory accesses are performed on physical or virtual memory depending
on the current system configuration. When off, all memory accessses are performed
on physical memory.
@end deffn
+@deffn Command {riscv set_enable_virt2phys} on|off
+When on, memory accesses are performed on physical or virtual memory depending
+on the current satp configuration. When off, all memory accessses are performed
+on physical memory.
+@end deffn
+
@deffn Command {riscv resume_order} normal|reversed
Some software assumes all harts are executing nearly continuously. Such
software may be sensitive to the order that harts are resumed in. On harts