aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorPaul Fertser <fercerpav@gmail.com>2013-05-05 01:09:15 +0400
committerSpencer Oliver <spen@spen-soft.co.uk>2013-05-10 14:17:56 +0000
commit49af0788e9fdfff45bcf72c4013497b568b42ede (patch)
tree192ecc30ee6645166f104a10124378a63dca5fc0
parent4264431824f1e3c5fdd7e5fb417c4edad5aa3343 (diff)
downloadriscv-openocd-49af0788e9fdfff45bcf72c4013497b568b42ede.zip
riscv-openocd-49af0788e9fdfff45bcf72c4013497b568b42ede.tar.gz
riscv-openocd-49af0788e9fdfff45bcf72c4013497b568b42ede.tar.bz2
stm32 configs: use 4kB working area size by default
This is needed for configs that might be used with the cheapest STM32F100 parts that have only 4kB SRAM. Restrictions for the other STM32 families are verified to be set appropriately. Change-Id: I1ad2370435015604db9f27c1a76c153480311a28 Signed-off-by: Paul Fertser <fercerpav@gmail.com> Reviewed-on: http://openocd.zylin.com/1378 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
-rw-r--r--tcl/target/stm32_stlink.cfg4
-rw-r--r--tcl/target/stm32f1x.cfg4
-rw-r--r--tcl/target/stm32f1x_stlink.cfg2
3 files changed, 5 insertions, 5 deletions
diff --git a/tcl/target/stm32_stlink.cfg b/tcl/target/stm32_stlink.cfg
index 7dccd47..96bce5f 100644
--- a/tcl/target/stm32_stlink.cfg
+++ b/tcl/target/stm32_stlink.cfg
@@ -9,11 +9,11 @@ if { [info exists CHIPNAME] } {
}
# Work-area is a space in RAM used for flash programming
-# By default use 16kB
+# By default use 4kB (as found on some STM32F100s)
if { [info exists WORKAREASIZE] } {
set _WORKAREASIZE $WORKAREASIZE
} else {
- set _WORKAREASIZE 0x4000
+ set _WORKAREASIZE 0x1000
}
if { [info exists CPUTAPID] } {
diff --git a/tcl/target/stm32f1x.cfg b/tcl/target/stm32f1x.cfg
index 7d3f42f..12d33d5 100644
--- a/tcl/target/stm32f1x.cfg
+++ b/tcl/target/stm32f1x.cfg
@@ -13,11 +13,11 @@ if { [info exists ENDIAN] } {
}
# Work-area is a space in RAM used for flash programming
-# By default use 16kB
+# By default use 4kB (as found on some STM32F100s)
if { [info exists WORKAREASIZE] } {
set _WORKAREASIZE $WORKAREASIZE
} else {
- set _WORKAREASIZE 0x4000
+ set _WORKAREASIZE 0x1000
}
# JTAG speed should be <= F_CPU/6. F_CPU after reset is 8MHz, so use F_JTAG = 1MHz
diff --git a/tcl/target/stm32f1x_stlink.cfg b/tcl/target/stm32f1x_stlink.cfg
index 9faaf6a..3b7daef 100644
--- a/tcl/target/stm32f1x_stlink.cfg
+++ b/tcl/target/stm32f1x_stlink.cfg
@@ -11,7 +11,7 @@ if { [info exists CPUTAPID] == 0 } {
}
if { [info exists WORKAREASIZE] == 0 } {
- set WORKAREASIZE 0x4000
+ set WORKAREASIZE 0x1000
}
source [find target/stm32_stlink.cfg]