diff options
| author | Tim Newsome <tim@sifive.com> | 2018-07-18 16:16:34 -0700 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2018-07-18 16:16:34 -0700 |
| commit | fda1736be8f3041f6e95ac1d68963236292d249e (patch) | |
| tree | 0193470536ad6356040c49f9f82860cd42d0148b | |
| parent | 3fbad41f6c8cc3b9757f6eb765aec3f9c8512091 (diff) | |
| parent | f0a9976eaab3611dd0d442202f9910c29e7225d6 (diff) | |
| download | riscv-openocd-fda1736be8f3041f6e95ac1d68963236292d249e.zip riscv-openocd-fda1736be8f3041f6e95ac1d68963236292d249e.tar.gz riscv-openocd-fda1736be8f3041f6e95ac1d68963236292d249e.tar.bz2 | |
Merge pull request #282 from riscv/makefile
Mimic openrisc Makefile structure
| -rw-r--r-- | src/target/Makefile.am | 14 | ||||
| -rw-r--r-- | src/target/riscv/Makefile.am | 16 |
2 files changed, 20 insertions, 10 deletions
diff --git a/src/target/Makefile.am b/src/target/Makefile.am index ad5e162..b1119e7 100644 --- a/src/target/Makefile.am +++ b/src/target/Makefile.am @@ -4,7 +4,9 @@ else OOCD_TRACE_FILES = endif -%C%_libtarget_la_LIBADD = %D%/openrisc/libopenrisc.la +%C%_libtarget_la_LIBADD = %D%/openrisc/libopenrisc.la \ + %D%/riscv/libriscv.la + STARTUP_TCL_SRCS += %D%/startup.tcl @@ -21,7 +23,6 @@ noinst_LTLIBRARIES += %D%/libtarget.la $(NDS32_SRC) \ $(STM8_SRC) \ $(INTEL_IA32_SRC) \ - $(RISCV_SRC) \ %D%/avrt.c \ %D%/dsp563xx.c \ %D%/dsp563xx_once.c \ @@ -137,14 +138,6 @@ INTEL_IA32_SRC = \ %D%/lakemont.c \ %D%/x86_32_common.c -RISCV_SRC = \ - %D%/riscv/riscv-011.c \ - %D%/riscv/riscv-013.c \ - %D%/riscv/riscv.c \ - %D%/riscv/riscv_semihosting.c \ - %D%/riscv/program.c \ - %D%/riscv/batch.c - %C%_libtarget_la_SOURCES += \ %D%/algorithm.h \ %D%/arm.h \ @@ -227,3 +220,4 @@ RISCV_SRC = \ %D%/arm_cti.h include %D%/openrisc/Makefile.am +include %D%/riscv/Makefile.am diff --git a/src/target/riscv/Makefile.am b/src/target/riscv/Makefile.am new file mode 100644 index 0000000..83f1a8c --- /dev/null +++ b/src/target/riscv/Makefile.am @@ -0,0 +1,16 @@ +noinst_LTLIBRARIES += %D%/libriscv.la +%C%_libriscv_la_SOURCES = \ + %D%/asm.h \ + %D%/batch.h \ + %D%/debug_defines.h \ + %D%/encoding.h \ + %D%/gdb_regs.h \ + %D%/opcodes.h \ + %D%/program.h \ + %D%/riscv.h \ + %D%/batch.c \ + %D%/program.c \ + %D%/riscv-011.c \ + %D%/riscv-013.c \ + %D%/riscv.c \ + %D%/riscv_semihosting.c |