1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
|
\chapter{Preface}
This is {\bf a draft of} version 1.12 of the RISC-V privileged
architecture proposal.
The document contains the following versions of the RISC-V ISA
modules:
{
\begin{table}[hbt]
\centering
\begin{tabular}{|c|l|c|}
\hline
Module & Version & Status\\
\hline
\em Machine ISA & \em 1.12 & \em Draft \\
\em Supervisor ISA & \em 1.12 & \em Draft \\
\em Hypervisor ISA & \em 0.5 & \em Draft \\
\em N Extension & \em 1.1 & \em Draft \\
\hline
\end{tabular}
\end{table}
}
The Machine and Supervisor ISAs, version 1.11, have been ratified by
the RISC-V Foundation. Version 1.12 of these modules, described in
this document, is backwards compatible with version 1.11.
Changes from version 1.11 include:
\vspace{-0.2in}
\begin{itemize}
\parskip 0pt
\itemsep 1pt
\item Defined the RV32-only CSR {\tt mstatush}, which contains most of the
same fields as the upper 32 bits of RV64's {\tt mstatus}.
\item Relaxed I/O regions have been specified to follow RVWMO. The previous
specification implied that PPO rules other than fences and acquire/release
annotations did not apply.
\item Revised the hypervisor architecture proposal to represent VS-mode CSR
state more simply.
\item Permitted the unconditional delegation of less-privileged interrupts.
\item Stated that the {\tt scause} Exception Code field must implement
bits 4--0 at minimum.
\item Reserved additional {\tt satp} patterns for future use.
\item Added optional big-endian and bi-endian support.
\item Constrained the LR/SC reservation set size and shape when using
page-based virtual memory.
\end{itemize}
\newpage
\section*{Preface to Version 1.11}
This is version 1.11 of the RISC-V privileged architecture.
The document contains the following versions of the RISC-V ISA
modules:
{
\begin{table}[hbt]
\centering
\begin{tabular}{|c|l|c|}
\hline
Module & Version & Status\\
\hline
\bf Machine ISA & \bf 1.11 & \bf Ratified \\
\bf Supervisor ISA & \bf 1.11 & \bf Ratified \\
\em Hypervisor ISA & \em 0.3 & \em Draft \\
\hline
\end{tabular}
\end{table}
}
Changes from version 1.10 include:
\vspace{-0.2in}
\begin{itemize}
\parskip 0pt
\itemsep 1pt
\item Moved Machine and Supervisor spec to {\bf Ratified} status.
\item Improvements to the description and commentary.
\item Added a draft proposal for a hypervisor extension.
\item Specified which interrupt sources are reserved for standard use.
\item Allocated some synchronous exception causes for custom use.
\item Specified the priority ordering of synchronous exceptions.
\item Added specification that xRET instructions may, but are not
required to, clear LR reservations if A extension present.
\item The virtual-memory system no longer permits supervisor mode to execute
instructions from user pages, regardless of the SUM setting.
\item Software is strongly recommended to allocate ASIDs globally, so that
a future extension can globalize ASIDs for improved performance and hardware
flexibility.
\item SFENCE.VMA semantics have been clarified.
\item Made the {\tt mstatus}.MPP field \warl, rather than \wlrl.
\item Made the unused {\em x}{\tt ip} fields \wpri, rather than \wiri.
\item Made the unused {\tt misa} fields \wlrl, rather than \wiri.
\item Made the unused {\tt pmpaddr} and {\tt pmpcfg} fields \warl, rather than \wiri.
\item Required all harts in a system to employ the same PTE-update scheme as each other.
\item Rectified an editing error that misdescribed the mechanism by which
{\tt mstatus}.{\em x}IE is written upon an exception.
\item Described scheme for emulating misaligned AMOs.
\item Specified the behavior of the {\tt misa} and {\em x}{\tt epc} registers in
systems with variable IALIGN.
\item Specified the behavior of writing self-contradictory values to the
{\tt misa} register.
\item Defined the {\tt mcountinhibit} CSR, which stops performance
counters from incrementing to reduce energy consumption.
\item Specified semantics for PMP regions coarser than four bytes.
\item Specified contents of CSRs across XLEN modification.
\item Moved PLIC chapter into its own document.
\end{itemize}
\newpage
\section*{Preface to Version 1.10}
This is version 1.10 of the RISC-V privileged
architecture proposal. Changes from version 1.9.1 include:
\begin{itemize}
\parskip 0pt
\itemsep 1pt
\item The previous version of this document was released under a
Creative Commons Attribution 4.0 International License by the
original authors, and this and future versions of this document will
be released under the same license.
\item The explicit convention on shadow CSR addresses has been removed
to reclaim CSR space. Shadow CSRs can still be added as needed.
\item The {\tt mvendorid} register now contains the JEDEC code of the
core provider as opposed to a code supplied by the Foundation. This
avoids redundancy and offloads work from the Foundation.
\item The interrupt-enable stack discipline has been simplified.
\item An optional mechanism to change the base ISA used by supervisor
and user modes has been added to the {\tt mstatus} CSR, and the
field previously called Base in {\tt misa} has been renamed to {\tt
MXL} for consistency.
\item Clarified expected use of XS to summarize additional extension
state status fields in {\tt mstatus}.
\item Optional vectored interrupt support has been added to the
{\tt mtvec} and {\tt stvec} CSRs.
\item The SEIP and UEIP bits in the {\tt mip} CSR have been redefined
to support software injection of external interrupts.
\item The {\tt mbadaddr} register has been subsumed by a more
general {\tt mtval} register that can now capture bad
instruction bits on an illegal instruction fault to speed
instruction emulation.
\item The machine-mode base-and-bounds translation and protection
schemes have been removed from the specification as part of moving
the virtual memory configuration to {\tt sptbr} (now {\tt satp}). Some of the
motivation for the base and bound schemes are now covered by the PMP
registers, but space remains available in {\tt mstatus} to add these
back at a later date if deemed useful.
\item In systems with only M-mode, or with both M-mode and U-mode but
without U-mode trap support, the {\tt medeleg} and {\tt mideleg}
registers now do not exist, whereas previously they returned zero.
\item Virtual-memory page faults now have {\tt mcause} values distinct from
physical-memory access exceptions. Page-fault exceptions can now be
delegated to S-mode without delegating exceptions generated by PMA
and PMP checks.
\item An optional physical-memory protection (PMP) scheme has been proposed.
\item The supervisor virtual memory configuration has been moved from the
{\tt mstatus} register to the {\tt sptbr} register. Accordingly, the
{\tt sptbr} register has been renamed to {\tt satp} (Supervisor Address
Translation and Protection) to reflect its broadened role.
\item The SFENCE.VM instruction has been removed in favor of the improved
SFENCE.VMA instruction.
\item The {\tt mstatus} bit MXR has been exposed to S-mode via {\tt sstatus}.
\item The polarity of the PUM bit in {\tt sstatus} has been inverted to
shorten code sequences involving MXR. The bit has been renamed to SUM.
\item Hardware management of page-table entry Accessed and Dirty bits has
been made optional; simpler implementations may trap to software to
set them.
\item The counter-enable scheme has changed, so that S-mode can
control availability of counters to U-mode.
\item H-mode has been removed, as we are focusing on recursive
virtualization support in S-mode. The encoding space has been
reserved and may be repurposed at a later date.
\item A mechanism to improve virtualization performance by
trapping S-mode virtual-memory management operations has been added.
\item The Supervisor Binary Interface (SBI) chapter has been removed, so
that it can be maintained as a separate specification.
\end{itemize}
\newpage
\section*{Preface to Version 1.9.1}
This is version 1.9.1 of the RISC-V privileged architecture
proposal. Changes from version 1.9 include:
\begin{itemize}
\parskip 0pt
\itemsep 1pt
\item Numerous additions and improvements to the commentary sections.
\item Change configuration string proposal to be use a search process
that supports various formats including Device Tree String and
flattened Device Tree.
\item Made {\tt misa} optionally writable to support modifying base
and supported ISA extensions. CSR address of {\tt misa} changed.
\item Added description of debug mode and debug CSRs.
\item Added a hardware performance monitoring scheme. Simplified the
handling of existing hardware counters, removing privileged versions
of the counters and the corresponding delta registers.
\item Fixed description of SPIE in presence of user-level interrupts.
\end{itemize}
|
