Zcmd v0.1

This document is in the Development state. Assume everything can change. For more information see: https://riscv.org/spec-state

RV32	RV64	Mnemonic	Instruction				
✓	✓	cm.decbnez t0, imm	cm.decbnez: Decrement and branch, 16-bit encoding				

cm.decbnez: This is in the *development* phase, for benchmarking and prototyping only

Synopsis

Decrement and branch, 16-bit encoding

Mnemonic

cm.decbnez t0, offset

Encoding (RV32, RV64)

_	15		13	12	11	9	8	7				2	1	0
	1	0	1	1	ir	mm[4 9:8]	1		imm[6	7 3:1 5]	'		1	0
		FUNCT3	3				•		•				С	

NOTE In the current

In the current proposal only t0 can be decremented, future versions may allow more registers

Description

This instruction decrements t0, and increments the PC by the sign extended immediate if t0 is zero **after** the decrement.

Prerequisites

C or Zca

32-bit equivalent

None

Operation

```
//This is not SAIL, it's pseudo-code. The SAIL hasn't been written yet. t0 = 5; X(t0) = X(t0) -1; if (X(t0)==0) PC+=sext(imm); else PC+=2;
```

Included in

Extension	Minimum version	Lifecycle state
Zcmd (Zcmd v0.1)	0.1	Development