From 085b84ca233e05116bc7d6ba6df5cb1b5036b6a1 Mon Sep 17 00:00:00 2001 From: Daniel Lustig Date: Tue, 2 Nov 2021 11:12:57 -0400 Subject: Add the Svinval standard extension --- src/hypervisor.tex | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) (limited to 'src/hypervisor.tex') diff --git a/src/hypervisor.tex b/src/hypervisor.tex index 0b8e82d..269c809 100644 --- a/src/hypervisor.tex +++ b/src/hypervisor.tex @@ -283,8 +283,8 @@ instruction exception. When VTW=1 (and assuming {\tt mstatus}.TW=0), an attempt in VS-mode to execute WFI raises a virtual instruction exception if the WFI does not complete within an implementation-specific, bounded time limit. -When VTVM=1, an attempt in VS-mode to execute SFENCE.VMA or to access CSR -{\tt satp} raises a virtual instruction exception. +When VTVM=1, an attempt in VS-mode to execute SFENCE.VMA or SINVAL.VMA or to +access CSR {\tt satp} raises a virtual instruction exception. The VGEIN (Virtual Guest External Interrupt Number) field selects a guest external interrupt source for VS-level external interrupts. @@ -2175,8 +2175,8 @@ not in VS-mode. The TW field affects execution in all modes except M-mode. Setting TVM=1 prevents HS-mode from accessing {\tt hgatp} or executing -HFENCE.GVMA, but has no effect on accesses to {\tt vsatp} or instruction -HFENCE.VVMA. +HFENCE.GVMA or HINVAL.GVMA, but has no effect on accesses to {\tt vsatp} or +instructions HFENCE.VVMA or HINVAL.VVMA. The hypervisor extension changes the behavior of the the Modify Privilege field, MPRV, of {\tt mstatus}. @@ -2900,8 +2900,8 @@ implementation-specific, bounded time; in VS-mode, attempts to execute SRET when {\tt hstatus}.VTSR=1; and \item -in VS-mode, attempts to execute an SFENCE instruction or to access -{\tt satp}, when {\tt hstatus}.VTVM=1. +in VS-mode, attempts to execute an SFENCE.VMA or SINVAL.VMA instruction or to +access {\tt satp}, when {\tt hstatus}.VTVM=1. \end{itemize} Other extensions to the \mbox{RISC-V} Privileged Architecture may add -- cgit v1.1