aboutsummaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)AuthorFilesLines
2021-09-14State behavior of uncacheable accesses to cacheable locationsAndrew Waterman1-0/+13
2021-09-14Clarify that WARL fields contain legal values after reset (#734)Andrew Waterman1-0/+1
2021-09-11Rename STCE to STCD to reverse its polarityAndrew Waterman2-4/+4
2021-09-10Generalize SSIP to support forthcoming interrupt controllers (#726)Andrew Waterman2-23/+4
2021-09-10Speculative implicit reads, v2 (#724)Andrew Waterman3-2/+18
2021-09-09Fix a typo in Figure A.13. (#733)Daniel Lustig1-1/+1
2021-09-08Merge pull request #727 from riscv/mseccfgAndrew Waterman5-2/+393
2021-09-08FIOM may be hardwired when satp is hardwiredAndrew Waterman2-1/+4
2021-09-05Make virtual instruction exceptions more consistent for VU mode (#730)John Hauser1-3/+13
2021-09-02Describe purpose of FIOM mechanismAndrew Waterman2-0/+45
2021-09-02Pedantically clarify behavior of writing lo/hi parts of countersAndrew Waterman1-4/+5
2021-09-01Remove errant preface entryAndrew Waterman1-1/+0
2021-09-01Clarify widths of privileged CSRs (#728)John Hauser3-44/+49
2021-09-01FIOM may optionally not exist in M/U systemsAndrew Waterman1-0/+2
2021-08-30Revert "Replace "EEI" with "execution environment" (#723)"Andrew Waterman4-49/+33
2021-08-30Fix constraint on existence of menvcfg[h]/FIOMAndrew Waterman1-2/+3
2021-08-29FIOM affects aq/rl, tooAndrew Waterman3-0/+16
2021-08-29Add henvcfg/senvcfg CSRsAndrew Waterman3-0/+165
2021-08-29Minor changes to JohnH's henvcfg specAndrew Waterman1-30/+36
2021-08-29Add *envcfg CSR allocationsAndrew Waterman1-0/+11
2021-08-29Add CSRs henvcfg/henvcfgh to hypervisor extensionJohn Hauser1-2/+88
2021-08-29Add mseccfg CSRAndrew Waterman3-0/+56
2021-08-29Add preface entryAndrew Waterman1-0/+2
2021-08-29Designate some of SYSTEM opcode for custom useAndrew Waterman1-0/+40
2021-08-28Add mconfigptr CSR (#697)Andrew Waterman3-0/+49
2021-08-28Replace "EEI" with "execution environment" (#723)John Hauser4-33/+49
2021-08-27Fix (again) non-normative CSR side-effect textAndrew Waterman1-2/+1
2021-08-25Remove historical remark on MRET definitionAndrew Waterman1-9/+0
2021-08-24Fix non-normative text about CSR ordering (#720)Andrew Waterman1-9/+12
2021-08-18Update H chapter table of synchronous exception priorities (#717)John Hauser1-20/+19
2021-08-18Tweak table of synchronous exception priorities (#716)John Hauser1-5/+6
2021-08-17Make explicit the priorities of synch. exceptions of H extension (#711)John Hauser1-0/+53
2021-08-17Clarify priorities of synchronous exceptions (#715)John Hauser1-14/+30
2021-08-16stval already cannot be zero on breakpoints, misaligned addresses (#714)John Hauser1-5/+2
2021-08-16VS mode should not see exception code 10 (#712)John Hauser1-0/+1
2021-08-16Insert missing commaAndrew Waterman1-1/+1
2021-08-16State additional dependencies of hypervisor extensionJohn Hauser1-0/+5
2021-08-16Corrections to mstatus in hypervisor chapter (#710)John Hauser1-2/+2
2021-08-16Minor improvements to text for virtual instruction exceptions (#709)John Hauser1-2/+5
2021-08-13Clarify when mstatus.FS may be hardwired zero (#707)John Hauser1-3/+5
2021-08-11Interrupt conditions are also evaluated on falling edgesAndrew Waterman2-2/+4
2021-08-11Generalize interrupt trap condition evaluation conditions (#705)Andrew Waterman2-2/+5
2021-08-11Clarify that RV64 accesses to mtime[cmp] are atomicAndrew Waterman1-1/+1
2021-08-11State that misa.F does not affect mstatus.FSAndrew Waterman1-2/+13
2021-08-08Improve rules for virtual instruction exceptions, again (#703)John Hauser1-19/+66
2021-08-06Clarify mepc invalid address conversionAndrew Waterman2-8/+12
2021-08-05Improve description of interrupt traps (#701)Andrew Waterman3-28/+41
2021-08-02Ratified Zihintpause is version 2.0Andrew Waterman2-2/+2
2021-08-02Fix format for ratified Zihintpause in preface table, part 2John Hauser1-1/+1
2021-08-02Fix format for ratified Zihintpause in preface tableJohn Hauser1-1/+1
generated by cgit v1.1 at 2024-08-07 00:22:05 +0000