aboutsummaryrefslogtreecommitdiff
path: root/src/machine.tex
AgeCommit message (Expand)AuthorFilesLines
2018-01-23Added commentary on fixed interrupt priority scheme for mip/mie.Krste Asanovic1-0/+42
2018-01-23Clarified when mip/mie bits are hardwired to zero when user mode present.Krste Asanovic1-1/+2
2018-01-23Use y instead of a in PMP addressesAndrew Waterman1-8/+8
2017-12-27Admit that the V extension existsAndrew Waterman1-2/+2
2017-12-12Describe optional support for misaligned AMOs (#117)Andrew Waterman1-0/+15
2017-12-12hcounteren doesn't existAndrew Waterman1-1/+1
2017-12-11Fix xIE descriptive errorAndrew Waterman1-1/+1
2017-11-12Mark useless PMP NAPOT case as reservedAndrew Waterman1-0/+1
2017-11-09Make MPP/SPP WARL fieldsAndrew Waterman1-3/+6
2017-11-09State that writable-but-not-readable PMPs are reservedAndrew Waterman1-1/+2
2017-11-09Specify meaning of R/W/X bits in PMPAndrew Waterman1-0/+8
2017-11-09Add hypervisor draft proposalAndrew Waterman1-1/+1
2017-11-09fix typosAndrew Waterman1-1/+1
2017-10-30tweak wordingAndrew Waterman1-1/+1
2017-10-20Specify that user-ISA LR/SC constraints apply to main memoryAndrew Waterman1-0/+8
2017-10-20Put the onus on software to align pc/epc when clearing misa.CAndrew Waterman1-0/+3
2017-10-11Fix outdated commentary on mcounterenAndrew Waterman1-2/+2
2017-09-20Clarify mtval; allow platform to specify when it's writtenAndrew Waterman1-8/+14
2017-09-20Describe MSIE/SSIE/USIEAndrew Waterman1-0/+4
2017-08-17Always order interrupt priority by privilege modeAndrew Waterman1-2/+2
2017-08-15Clarify interrupt priority orderAndrew Waterman1-3/+2
2017-08-15Fix typo in mideleg caption (#98)stkaplan1-1/+1
2017-07-30clarify that more-privileged interrupts are of higher priorityAndrew Waterman1-4/+6
2017-06-26Fix typo in PMP address CSR bit field diagramRichard Xia1-1/+1
2017-06-12Fix word case, typos and word choicePaul Wise1-1/+1
2017-06-05Reserve mip/mie bits below 16 for standard useAndrew Waterman1-6/+4
2017-06-03Forbid S-mode execution from user memoryJacob Bachmeyer1-1/+1
2017-06-03Incorporate Allen's feedbackAndrew Waterman1-3/+3
2017-05-15Fix some orphaned/widowed commentary sectionsAndrew Waterman1-2/+2
2017-05-15Add ILEN to simplify descriptions of {m,s}tval CSRsJacob Bachmeyer1-14/+16
2017-05-15Delete outdated commentaryAndrew Waterman1-6/+0
2017-05-07Add stvec vectoringAndrew Waterman1-1/+3
2017-05-07Fix typosHairyFotr1-1/+1
2017-05-06Clarified expected use of XS to summarize additional extensionKrste Asanovic1-5/+3
2017-05-06Added note about dropping config string for now. Some other cleanups.Krste Asanovic1-3/+2
2017-05-06Fixed some lingering references to bad address register.Krste Asanovic1-2/+2
2017-05-06Fix typoAndrew Waterman1-1/+1
2017-05-06Cleaned up description of SEIP/UEIP.Krste Asanovic1-11/+20
2017-05-05Attempt to explain SEIP disciplineAndrew Waterman1-8/+26
2017-05-05Remove option to hardwire UXL/SXL to 0Andrew Waterman1-10/+10
2017-05-02Clarify commentaryAndrew Waterman1-1/+1
2017-04-27Improve ECALL textAndrew Waterman1-1/+1
2017-04-27Describe ECALL/EBREAK operation in privileged architectureAndrew Waterman1-1/+49
2017-04-20Make mcause table easier to understandAndrew Waterman1-6/+6
2017-04-20Improve stval/mtval warl textAndrew Waterman1-5/+8
2017-04-17mepc, sepc, mtval, and stval are WARLAndrew Waterman1-0/+10
2017-04-11mtval/stval are zeroed for other exceptionsAndrew Waterman1-1/+2
2017-04-11Clarify [s/m][epc/tval/cause] are only written on exceptions into that modeAndrew Waterman1-6/+19
2017-04-11SPTBR -> SATPAndrew Waterman1-2/+2
2017-04-10Clarify WFI w.r.t. interrupt delegationAndrew Waterman1-4/+5
generated by cgit v1.1 at 2024-10-15 13:42:05 +0000