index
:
riscv-isa-manual.git
1437-update-generated-filenames-to-be-more-desciptive
1454-fix-merge-and-release-workflow
1532-lack-of-list-of-figures-tables
Sv57
Svinval
Svnapot
Svpbmt
antora-refactor
aswaterman-patch-1
atomics-wording-v2
bonzini-hpmdelta
cnop
convert2adoc_rvwmo
csr-wip
dev/beeman/smctr-ssctr
fix-adoc-IDs
fix-fedora-build
hypervisor
kersten1-patch-3
latex
lrsc
main
misa-ztso
msip
mtime-optional
n-ext
pmp
ratified-priv-v1.11-sans-hypervisor-draft
sail-inclusion-example
sfence-asid
smpmpmt
svkt
tmp
trap
v20240411
virtual-memory
wfmi
zam
zfb
ztso-ratification
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2018-12-02
Update priv intro
Andrew Waterman
1
-20
/
+16
2018-12-02
Revert "Remove date from title page"
Andrew Waterman
2
-2
/
+4
2018-12-02
Update privileged preface
Andrew Waterman
1
-2
/
+23
2018-12-02
Clarify misaligned-AMO emulation scheme
Andrew Waterman
2
-12
/
+18
2018-12-02
Use date-based versioning scheme for priv spec
Andrew Waterman
3
-16
/
+9
2018-12-02
Remove date from title page
Andrew Waterman
1
-3
/
+3
2018-12-02
Use American English spelling for consistency
Andrew Waterman
2
-8
/
+8
2018-12-01
Added clarifying text about raising floating-point exceptions.
Krste Asanovic
1
-1
/
+6
2018-11-30
F depends on Zicsr
Andrew Waterman
1
-1
/
+2
2018-11-30
Hauser comments
Andrew Waterman
1
-15
/
+13
2018-11-30
Be more tentative
Andrew Waterman
1
-4
/
+4
2018-11-30
48+-bit instruction-length encoding scheme is not frozen
Andrew Waterman
1
-11
/
+19
2018-11-30
Extend mstatus.TW to U-mode for M/U systems (#286)
Andrew Waterman
1
-6
/
+14
2018-11-30
Merge branct push origin masterh 'asb-rv32e-commentary'
Andrew Waterman
1
-0
/
+9
2018-11-30
Clarify commentary
Andrew Waterman
1
-1
/
+2
2018-11-30
Merge branch 'rv32e-commentary' of https://github.com/asb/riscv-isa-manual in...
Andrew Waterman
1
-0
/
+8
2018-11-30
Interrupts 16 and above are platform-defined
Andrew Waterman
1
-4
/
+4
2018-11-30
Revert "Clarify that bits 16 and up of *ip/*ie are "custom""
Andrew Waterman
1
-18
/
+14
2018-11-30
Update preface
Andrew Waterman
1
-0
/
+2
2018-11-30
Add commentary about MTIP etc. in sip/sie
Andrew Waterman
1
-0
/
+5
2018-11-30
Define semantics for contradictory misa settings (#285)
Andrew Waterman
1
-0
/
+16
2018-11-29
Spell check
Andrew Waterman
1
-2
/
+2
2018-11-28
Memory section tweaks
Andrew Waterman
1
-2
/
+2
2018-11-28
Add commentary on combining RV32E with extensions, mention Zfinx
Alex Bradbury
1
-0
/
+8
2018-11-28
Memory section edits
Andrew Waterman
1
-12
/
+40
2018-11-27
Add Hauser's definition of "memory access"
Andrew Waterman
2
-1
/
+56
2018-11-27
Add commentary about MPRV and writable XLEN
Andrew Waterman
1
-0
/
+5
2018-11-27
Extension XS fields might not be in mstatus
Andrew Waterman
1
-1
/
+1
2018-11-27
Remove upper bound on stvec.MODE=Vectored alignment, like mtvec
Andrew Waterman
1
-2
/
+1
2018-11-27
Misc. address translation clarifications
Andrew Waterman
4
-21
/
+22
2018-11-27
Clarification of ordering annotation semantics (#246)
kdockser
1
-1
/
+3
2018-11-26
Add Z-extensions to naming chapter
Andrew Waterman
1
-4
/
+16
2018-11-26
Clarify that bits 16 and up of *ip/*ie are "custom"
Andrew Waterman
1
-14
/
+18
2018-11-26
Clarify which instructions have RM field but don't use it
Andrew Waterman
1
-3
/
+3
2018-11-26
Add FENCE to HINT table
Andrew Waterman
1
-1
/
+2
2018-11-21
Clarify that mtimecmp writes aren't synchronous with MTIP reads
Andrew Waterman
1
-0
/
+12
2018-11-21
note that xtval is written upon a trap
Andrew Waterman
1
-1
/
+3
2018-11-21
Add counter-inhibit mechanism
Andrew Waterman
2
-0
/
+65
2018-11-21
fix typos
Andrew Waterman
1
-2
/
+2
2018-11-20
Fix colliding labels
Andrew Waterman
5
-12
/
+4
2018-11-20
Fix minor typos in the operational model. (#277)
Prashanth Mundkur
1
-8
/
+8
2018-11-20
Don't duplicate ECALL/EBREAK encodings between Vols. I and II
Andrew Waterman
2
-25
/
+3
2018-11-19
Remove comment about side effects on writes
Andrew Waterman
1
-4
/
+3
2018-11-16
Improved wording.
Krste Asanovic
1
-2
/
+2
2018-11-16
Clarified that LR/SC forward progress guarantee might only hold for a subset ...
Krste Asanovic
1
-3
/
+5
2018-11-16
Change funct to funct2 in the CA format (#262)
Luís Marques
1
-2
/
+2
2018-11-16
Clarified behavior of CSR instructions with respect to read and write side ef...
Krste Asanovic
1
-4
/
+48
2018-11-09
WFI is not a HINT
Andrew Waterman
2
-4
/
+3
2018-11-07
Re-version spec to 20181221-Public-Review-draft
Andrew Waterman
1
-1
/
+1
2018-11-07
Register YARVI's machid (#260)
Tommy Thorn
1
-0
/
+1
[prev]
[next]