aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2018-08-04Updated trap section with feedback from jhauser.Krste Asanovic1-22/+47
2018-08-02Minor change to the operational memory model (#216)Shaked Flur1-1/+2
2018-07-31Improved/revised interrupt/trap terminology.Krste Asanovic1-72/+85
2018-07-30Adding terminology for categories of traps and interrupts.Krste Asanovic1-22/+57
2018-07-30clarificationKrste Asanovic1-1/+1
2018-07-29Minor clarifications.Krste Asanovic1-11/+13
2018-07-29Clarified that AUIPC uses PC of AUIPC instruction itself.Krste Asanovic1-10/+12
2018-07-29Clarified difference between interrupts and traps, and behavior ofKrste Asanovic1-7/+13
2018-07-29Big-endian or bi-endian memory systems should notKrste Asanovic1-7/+7
2018-07-29Added more commentary on illegal instruction encodings.Krste Asanovic1-11/+28
2018-07-29Provide explanation for multiple base ISAs, and ADD/ADDW discrepancy.Krste Asanovic2-14/+86
2018-07-28Clearing up hart descriptions.Krste Asanovic1-5/+6
2018-07-28Added commentary on why there are no RV32 moves to and from double-precision ...Krste Asanovic1-0/+22
2018-07-27Put note to point to current draft of V standard.Krste Asanovic1-0/+3
2018-07-16Updates to HINT sections.Krste Asanovic2-18/+26
2018-07-15More work on HINTsAndrew Waterman3-24/+121
2018-07-15Fix spelling of "pseudoinstruction"Andrew Waterman3-9/+9
2018-07-15Add section on RV32I HINTsAndrew Waterman1-0/+63
2018-07-15Reverting what would have been unintended change in spec. InterruptsKrste Asanovic1-12/+14
2018-07-13Clarified description of interrupt enables across multiple privilege modes.Krste Asanovic1-8/+19
2018-07-12Add commentary that we favor zero-extension unless SW demands otherwiseAndrew Waterman1-0/+10
2018-07-11Clarify the behavior of M-mode hardware performance counters.Krste Asanovic1-7/+10
2018-07-09Make JALR assembly format consistent with binutils (#209)Andrew Waterman3-9/+9
2018-07-06Merge branch 'master' of github.com:riscv/riscv-isa-manualKrste Asanovic2-6/+13
2018-07-06C extension is no longer a draft proposal.Krste Asanovic1-1/+1
2018-07-06Help the reader by pointing at TVM, TW and TSR in the relevant sections (#194)Alexandre Joannou2-6/+13
2018-07-06Remove sbi.tex from the root directory. (#211)Atish Patra1-77/+0
2018-07-06Two more small bits of memory model commentary. (#210)Daniel Lustig1-6/+10
2018-07-06Changes to intro as part of rationalizing ISA into ISA-only versus platform-m...Krste Asanovic3-22/+28
2018-07-06Explain how addressing works when UXLEN < SXLENAndrew Waterman1-0/+5
2018-07-06Merge branch 'tymcauley-misc-fixes'Andrew Waterman6-7/+7
2018-07-06Merge branch 'misc-fixes' of https://github.com/tymcauley/riscv-isa-manual in...Andrew Waterman6-7/+7
2018-07-05Merge branch 'daniellustig-memory_model_clarifications_070518'Andrew Waterman5-116/+134
2018-07-05FST -> FSDAndrew Waterman2-3/+3
2018-07-05Version the appendices.Daniel Lustig1-5/+9
2018-07-05FLD and FST are not atomic unless XLEN>=64Daniel Lustig2-3/+6
2018-07-05Small updates to the Ztso specDaniel Lustig1-7/+11
2018-07-05Address some feedback from Ken DockserDaniel Lustig1-6/+9
2018-07-02For the hypervisor extension, change the names of S-mode and U-mode (#206)jhauser-us1-96/+100
2018-06-26Clarification of NOP descriptionwdc-pnl1-2/+4
2018-06-25Merge pull request #201 from daniellustig/update_fence_tsoAndrew Waterman2-9/+12
2018-06-25Typo: Figure A.7 -> Table A.7Daniel Lustig1-1/+1
2018-06-25Correct some memory model explanation typos.Daniel Lustig1-3/+3
2018-06-22Fixed spelling error in memory.tex.Tynan McAuley1-1/+1
2018-06-20Clarify reserved FENCE.TSO settings, per #186Daniel Lustig1-4/+7
2018-06-20Clarify that AMOs are always semantically storesDaniel Lustig1-1/+1
2018-06-18Clarified description of fused multiply-add instructions. (#200)tymcauley1-8/+12
2018-06-18Correct an instance of lr{w|d}.aq.rl to lr{w|d}.aqrl (#199)Alex Bradbury1-1/+1
2018-06-18Strengthen guidance on the need to clear a reservation using SC (#198)Alex Bradbury1-2/+3
2018-06-16Fixed register name formatting error in c.tex.Tynan McAuley1-1/+1
generated by cgit v1.1 at 2024-11-19 07:31:43 +0000