aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2021-01-13Clean up NMI/mepc wordingAndrew Waterman1-2/+2
2021-01-12Additional FS clarificationAndrew Waterman1-1/+1
2021-01-12Clarify rm field on widening conversions (#619)Paul Donahue1-2/+4
2021-01-12spell checkAndrew Waterman1-1/+1
2021-01-12clarify that FS need only be set to dirty if the state is actually changedAndrew Waterman1-0/+4
2021-01-08LR/SC extension commentary tweakAndrew Waterman1-1/+1
2020-12-28Clarify when FP conversions raise the Inexact flagAndrew Waterman1-3/+3
2020-12-28Use consistent wording for FP exception textAndrew Waterman1-1/+1
2020-12-22Make unused misa fields 0 (WARL) rather than WLRL. (#615)Paul Donahue1-1/+1
2020-11-19Dedicated section for machine-level memory-mapped registers (not standard CSR...Alexandre Joannou1-114/+116
2020-11-17Clarify G bits in all G-stage PTEs are reserved (#613)gfavor1-0/+3
2020-11-06PMP uses physical addresses (not effective addresses) (#610)Paul Donahue1-2/+2
2020-11-06Update editorsAndrew Waterman1-2/+2
2020-10-29Update contributorsAndrew Waterman1-1/+2
2020-10-27mcounteren is WARLAndrew Waterman1-0/+4
2020-10-25PMP TOR clarificationsAndrew Waterman1-1/+8
2020-10-18Another attempt to clarify SEIP RMW semanticsAndrew Waterman1-4/+4
2020-10-17Attempt to clarify SEIP RMW semanticsAndrew Waterman1-4/+4
2020-10-17fm=0 for FENCE HINTsAndrew Waterman1-1/+2
2020-10-13Both HWBPs and EBREAKs populate mtval (#601)Andrew Waterman2-3/+4
2020-10-12marchid request for NEORV32 core (#579)pause-public-review-20201013Stephan1-0/+1
2020-10-06For emphasis, make MXR/SUM commentary normativeAndrew Waterman1-2/+0
2020-10-02Disabling H extension does not ensure illegal instruction traps (#595)John Hauser1-4/+2
2020-10-01Fix build with some versions of pdflatexAndrew Waterman1-1/+1
2020-09-30Disabling and reenabling extensions makes their state unspecified (#585)Andrew Waterman1-0/+4
2020-09-29Clarify behavior when an extension is disabled (#592)gfavor1-0/+2
2020-09-28Clarify that "exception code" is used for both exceptions and interruptsAndrew Waterman2-2/+2
2020-09-28Revert "Add VA canonicalization check to Translation Process section"Andrew Waterman1-15/+7
2020-09-26change FCVT.D.S frm to useless (#591)leahyao1-1/+1
2020-09-18Removed mandate that reserved dynamic rounding modes raise an illegal instruc...Krste Asanovic1-23/+31
2020-09-15Revert "Require unimplemented instructions to trap (#582)"Andrew Waterman1-11/+0
2020-09-14Require unimplemented instructions to trap (#582)Paul Donahue1-0/+11
2020-09-11update OpenHW cores (#578)Pasquale Davide Schiavone1-2/+2
2020-09-11Fix possible exception list for FCVT.D.S and FCVT.S.DAndrew Waterman1-2/+2
2020-09-01Add changelog entry for a1eab4cbb0f30cdafd77e3d540b3c38851d78b02Andrew Waterman1-0/+2
2020-09-01PMP changes don't need an sfence only when page-based virtual memory is not i...gfavor1-1/+1
2020-08-28Add scontext, hcontext, and mcontext CSRs for Debug (#559)Ernie Edgar1-0/+9
2020-08-25Change "read-only alias" to "read-only copy" (#572)John Hauser1-1/+1
2020-08-25Change "hardwired to other field" to "read-only field" (#571)John Hauser3-18/+19
2020-08-25Rename empty regions to vacant regions for consistency with unpriv specAndrew Waterman1-4/+4
2020-08-24TweakAndrew Waterman1-2/+2
2020-08-24Clarify that ASIDs are (currently) local to a hartAndrew Waterman2-15/+13
2020-08-23Clarify description of CB formatAndrew Waterman1-2/+2
2020-08-20Add marchid for SERV (#569)Olof Kindgren1-0/+1
2020-08-18Remove assembly manualAndrew Waterman4-168/+10
2020-08-14Change "reserved for custom" to "designated for custom" (#566)John Hauser9-30/+30
2020-08-14Improve table of conditions for explicit CSR read/write (#564)John Hauser1-15/+18
2020-08-14Improve table of RAS hints for JALR instructions (#563)John Hauser1-10/+11
2020-08-14Improve table of trap characteristics in introduction (#562)John Hauser1-6/+8
2020-08-13Merge pull request #547 from jhauser-us/jhauser-CSRSideEffects3Andrew Waterman1-0/+25
generated by cgit v1.1 at 2024-09-12 11:23:06 +0000