aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/machine.tex3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/machine.tex b/src/machine.tex
index 0a13883..bb02579 100644
--- a/src/machine.tex
+++ b/src/machine.tex
@@ -326,7 +326,8 @@ The {\tt mhartid} CSR is an MXLEN-bit read-only register
containing the integer ID of the hardware thread running the code.
This register must be readable in any implementation. Hart IDs might
not necessarily be numbered contiguously in a multiprocessor system,
-but at least one hart must have a hart ID of zero. Hart IDs must be unique.
+but at least one hart must have a hart ID of zero. Hart IDs must be
+unique within the execution environment.
\begin{figure*}[h!]
{\footnotesize