aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/machine.tex13
1 files changed, 13 insertions, 0 deletions
diff --git a/src/machine.tex b/src/machine.tex
index 430b6fc..eb8502a 100644
--- a/src/machine.tex
+++ b/src/machine.tex
@@ -3232,6 +3232,19 @@ because they will be fixed as either uncached, read-only, hardware
cache-coherent, or only accessed by one agent.
\end{commentary}
+If a PMA indicates non-cacheability, then accesses to that region must
+be satisfied by the memory itself, not by any caches.
+
+\begin{commentary}
+For implementations with a cacheability-control mechanism, the situation
+may arise that a program uncacheably accesses a memory location that is
+currently cache-resident.
+In this situation, the cached copy must be ignored.
+This constraint is necessary to prevent more-privileged modes' speculative
+cache refills from affecting the behavior of less-privileged modes'
+uncacheable accesses.
+\end{commentary}
+
\subsection{Idempotency PMAs}
Idempotency PMAs describe whether reads and writes to an address