aboutsummaryrefslogtreecommitdiff
path: root/src/preface.tex
diff options
context:
space:
mode:
Diffstat (limited to 'src/preface.tex')
-rw-r--r--src/preface.tex50
1 files changed, 50 insertions, 0 deletions
diff --git a/src/preface.tex b/src/preface.tex
index d908c55..2a5a539 100644
--- a/src/preface.tex
+++ b/src/preface.tex
@@ -1,5 +1,55 @@
\chapter{Preface}
+This document describes the RISC-V unprivileged architecture.
+
+The ISA modules marked Ratified have been ratified at this time. The modules
+marked {\em Frozen} are not expected to change significantly before being put
+up for ratification. The modules marked {\em Draft} are expected to change
+before ratification.
+
+The document contains the following versions of the RISC-V ISA modules:
+
+{
+\begin{table}[hbt]
+ \centering
+ \begin{tabular}{|c|l|c|}
+ \hline
+ Base & Version & Status\\
+ \hline
+ RVWMO & 2.0 & \bf Ratified \\
+ \bf RV32I & \bf 2.1 & \bf Ratified \\
+ \bf RV64I & \bf 2.1 & \bf Ratified \\
+ \em RV32E & \em 1.9 & \em Draft \\
+ \em RV128I & \em 1.7 & \em Draft \\
+ \hline
+ Extension & Version & Status \\
+ \hline
+ \bf Zifencei & \bf 2.0 & \bf Ratified \\
+ \bf Zicsr & \bf 2.0 & \bf Ratified \\
+ \bf M & \bf 2.0 & \bf Ratified \\
+ \em A & \em 2.0 & Frozen \\
+ \bf F & \bf 2.2 & \bf Ratified \\
+ \bf D & \bf 2.2 & \bf Ratified \\
+ \bf Q & \bf 2.2 & \bf Ratified \\
+ \bf C & \bf 2.0 & \bf Ratified \\
+ \em Ztso & \em 0.1 & \em Frozen \\
+ \em Counters & \em 2.0 & \em Draft \\
+ \em L & \em 0.0 & \em Draft \\
+ \em B & \em 0.0 & \em Draft \\
+ \em J & \em 0.0 & \em Draft \\
+ \em T & \em 0.0 & \em Draft \\
+ \em P & \em 0.2 & \em Draft \\
+ \em V & \em 0.7 & \em Draft \\
+ \em N & \em 1.1 & \em Draft \\
+ \em Zam & \em 0.1 & \em Draft \\
+ \hline
+ \end{tabular}
+\end{table}
+}
+
+
+\section*{Preface to Document Version 20190608-Base-Ratified}
+
This document describes the RISC-V unprivileged architecture.
The RVWMO memory model has been ratified at this time. The ISA