aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorwmat <wmat@riscv.org>2024-02-26 07:45:57 -0500
committerwmat <wmat@riscv.org>2024-02-26 07:45:57 -0500
commitcff8a0ec354e493539b090d9dff7366f6adab9cb (patch)
treeb5fd34f1b390f48e649e9dccb1e7b02fb1319f3c /src
parentd69bfb84324f34a60859e8160efa1709bcfd87e3 (diff)
downloadriscv-isa-manual-cff8a0ec354e493539b090d9dff7366f6adab9cb.zip
riscv-isa-manual-cff8a0ec354e493539b090d9dff7366f6adab9cb.tar.gz
riscv-isa-manual-cff8a0ec354e493539b090d9dff7366f6adab9cb.tar.bz2
Fixes unknown style errors.
Running make with the --verbose flag uncovered some unknown style errors that caused the theme to not apply correctly and broke colorization of wavedrom. This fixes those errors and restores colorization.
Diffstat (limited to 'src')
-rw-r--r--src/c-st-ext.adoc4
-rw-r--r--src/f-st-ext.adoc2
-rw-r--r--src/rv32.adoc2
-rw-r--r--src/zfh.adoc2
4 files changed, 5 insertions, 5 deletions
diff --git a/src/c-st-ext.adoc b/src/c-st-ext.adoc
index cfd9538..ca248f6 100644
--- a/src/c-st-ext.adoc
+++ b/src/c-st-ext.adoc
@@ -298,7 +298,7 @@ registers.
==== Stack-Pointer-Based Loads and Stores
include::images/wavedrom/c-sp-load-store.adoc[]
-[c-sp-load-store]
+[[c-sp-load-store]]
//.Stack-Pointer-Based Loads and Stores--these instructions use the CI format.
These instructions use the CI format.
@@ -336,7 +336,7 @@ _zero_-extended offset, scaled by 8, to the stack pointer, `x2`. It
expands to `fld rd, offset(x2)`.
include::images/wavedrom/c-sp-load-store-css.adoc[]
-[c-sp-load-store-css]
+[[c-sp-load-store-css]]
//.Stack-Pointer-Based Loads and Stores--these instructions use the CSS format.
These instructions use the CSS format.
diff --git a/src/f-st-ext.adoc b/src/f-st-ext.adoc
index 54d43ca..24941ed 100644
--- a/src/f-st-ext.adoc
+++ b/src/f-st-ext.adoc
@@ -37,7 +37,7 @@ floating-point register file state can reduce context-switch overhead.
[[fprs]]
.RISC-V standard F extension single-precision floating-point state
-[col[s="<|^|>"|option[s="header",width="50%",align="center"grid="rows"]
+[cols="<,^,>",options="header",width="50%",align="center",grid="rows"]
|===
| [.small]#FLEN-1#| >| [.small]#0#
3+^| [.small]#f0#
diff --git a/src/rv32.adoc b/src/rv32.adoc
index 9ce3fb0..bd38ac8 100644
--- a/src/rv32.adoc
+++ b/src/rv32.adoc
@@ -50,7 +50,7 @@ holds the address of the current instruction.
[[gprs]]
.RISC-V base unprivileged integer register state.
-[col[s="<|^|>"|option[s="header",width="50%",align="center"grid="rows"]
+[cols="<,^,>",options="header",width="50%",align="center",grid="rows"]
|===
<| [.small]#XLEN-1#| >| [.small]#0#
3+^| [.small]#x0/zero#
diff --git a/src/zfh.adoc b/src/zfh.adoc
index f16514c..9e8710e 100644
--- a/src/zfh.adoc
+++ b/src/zfh.adoc
@@ -91,7 +91,7 @@ floating-point number to a quad-precision floating-point number, or
vice-versa, respectively.
include::images/wavedrom/half-prec-flpt-to-flpt-conv.adoc[]
-[half-prec-flpt-to-flpt-conv]
+[[half-prec-flpt-to-flpt-conv]]
Floating-point to floating-point sign-injection instructions, FSGNJ.H,
FSGNJN.H, and FSGNJX.H are defined analogously to the single-precision