aboutsummaryrefslogtreecommitdiff
path: root/src/rv64.tex
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2020-04-05 21:15:19 -0700
committerAndrew Waterman <andrew@sifive.com>2020-04-05 21:15:35 -0700
commitb1e42e09ac55116dbf9de5e4fb326a5a90e4a993 (patch)
tree3b7c1d6960c74e7c0c459d16982468ab1108c748 /src/rv64.tex
parentaf69f7929919db4e8dc7622450e2da8267173581 (diff)
downloadriscv-isa-manual-b1e42e09ac55116dbf9de5e4fb326a5a90e4a993.zip
riscv-isa-manual-b1e42e09ac55116dbf9de5e4fb326a5a90e4a993.tar.gz
riscv-isa-manual-b1e42e09ac55116dbf9de5e4fb326a5a90e4a993.tar.bz2
Add note about AUIPC+JALR range in RV64
Diffstat (limited to 'src/rv64.tex')
-rw-r--r--src/rv64.tex6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/rv64.tex b/src/rv64.tex
index 24e78b1..54afbd1 100644
--- a/src/rv64.tex
+++ b/src/rv64.tex
@@ -146,6 +146,12 @@ sign-extends the result to 64 bits,
adds it to the address of the AUIPC instruction,
then places the result in register {\em rd}.
+\begin{commentary}
+Note that the set of addresses or offsets that can be formed by pairing LUI
+with LD, AUIPC with JALR, etc.\@ in RV64 includes all signed 32-bit offsets
+except for the range [$2^{31}{-}2^{11}$, $2^{31}{-}1$].
+\end{commentary}
+
\subsubsection*{Integer Register-Register Operations}
\vspace{-0.2in}