diff options
| author | Andrew Waterman <andrew@sifive.com> | 2019-08-29 11:11:21 -0700 |
|---|---|---|
| committer | Andrew Waterman <andrew@sifive.com> | 2019-08-29 11:11:21 -0700 |
| commit | d7d1c0c539510233bc8c685e78217a3801a1ab6f (patch) | |
| tree | 03928757cc88c0480c964e3a82a44c44a9b77ee0 /src/memory.tex | |
| parent | 66d31a74b98816dd756a0e00e3c208c51e18ddee (diff) | |
| download | riscv-isa-manual-d7d1c0c539510233bc8c685e78217a3801a1ab6f.zip riscv-isa-manual-d7d1c0c539510233bc8c685e78217a3801a1ab6f.tar.gz riscv-isa-manual-d7d1c0c539510233bc8c685e78217a3801a1ab6f.tar.bz2 | |
Fix outcome description for Figure A.15
h/t @noahsherrill with an assist from @daniellustig
Closes #443
Diffstat (limited to 'src/memory.tex')
| -rw-r--r-- | src/memory.tex | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/memory.tex b/src/memory.tex index abe88d0..5444b5c 100644 --- a/src/memory.tex +++ b/src/memory.tex @@ -756,7 +756,7 @@ Therefore, (f) will never perform before (d) has performed. & & (h) & lw a3,0(s0) \\ \hline - \multicolumn{4}{c}{Outcome: {\tt a0=1}, {\tt a1=0}} + \multicolumn{4}{c}{Outcome: {\tt a0=1}, {\tt a3=0}} \end{tabular} } & & \input{figs/litmus_datacoirfi.pdf_t} |