diff options
| author | Andrew Waterman <andrew@sifive.com> | 2017-11-09 16:55:13 -0800 |
|---|---|---|
| committer | Andrew Waterman <andrew@sifive.com> | 2017-11-09 16:55:13 -0800 |
| commit | 059f64c941856f249d8a0647e23e150dbdb1f62c (patch) | |
| tree | 523954e65c3a1299013acc49ae8f6429c8e823d0 /src/machine.tex | |
| parent | af4a2da4bcf6e6aff62f6e615b4cecbcb395c71b (diff) | |
| download | riscv-isa-manual-059f64c941856f249d8a0647e23e150dbdb1f62c.zip riscv-isa-manual-059f64c941856f249d8a0647e23e150dbdb1f62c.tar.gz riscv-isa-manual-059f64c941856f249d8a0647e23e150dbdb1f62c.tar.bz2 | |
State that writable-but-not-readable PMPs are reserved
Diffstat (limited to 'src/machine.tex')
| -rw-r--r-- | src/machine.tex | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/src/machine.tex b/src/machine.tex index c8079c2..fdff47f 100644 --- a/src/machine.tex +++ b/src/machine.tex @@ -2668,7 +2668,8 @@ space, so the RV64 PMP address registers impose the same limit. Figure~\ref{pmpcfg} shows the layout of a PMP configuration register. The R, W, and X bits, when set, indicate that the PMP entry permits read, write, and instruction execution, respectively. When one of these bits is clear, the -corresponding access type is denied. The remaining two fields, A and L, are +corresponding access type is denied. The combination R=0 and W=1 is reserved +for future use. The remaining two fields, A and L, are described in the following sections. \begin{figure}[h!] |