aboutsummaryrefslogtreecommitdiff
path: root/src/m.tex
diff options
context:
space:
mode:
authorAlexandre Joannou <gameboo@users.noreply.github.com>2018-05-30 17:45:24 +0100
committerAndrew Waterman <aswaterman@gmail.com>2018-05-30 09:45:24 -0700
commit6f2b2a81da124bccf5c072dd2e99bf54a4eea121 (patch)
treeace0f25789eb59323c23b2f688a0842fa8fb49ef /src/m.tex
parent4a29140ef57e38532b3d3e43c9cd49e07066e7e0 (diff)
downloadriscv-isa-manual-6f2b2a81da124bccf5c072dd2e99bf54a4eea121.zip
riscv-isa-manual-6f2b2a81da124bccf5c072dd2e99bf54a4eea121.tar.gz
riscv-isa-manual-6f2b2a81da124bccf5c072dd2e99bf54a4eea121.tar.bz2
Disambiguate division operands (#179)
Diffstat (limited to 'src/m.tex')
-rw-r--r--src/m.tex4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/m.tex b/src/m.tex
index 53a860d..a82ae90 100644
--- a/src/m.tex
+++ b/src/m.tex
@@ -90,8 +90,8 @@ MULDIV & divisor & dividend & DIV[U]W/REM[U]W & dest & OP-32 \\
\end{tabular}
\end{center}
-DIV and DIVU perform signed and unsigned integer division of XLEN
-bits by XLEN bits, rounding towards zero.
+DIV and DIVU perform an XLEN bits by XLEN bits signed and unsigned integer
+division of {\em rs1} by {\em rs2}, rounding towards zero.
REM and REMU provide the remainder of the
corresponding division operation. If both the quotient and remainder
are required from the same division, the recommended code sequence is: