aboutsummaryrefslogtreecommitdiff
path: root/src/hypervisor.tex
diff options
context:
space:
mode:
authorDylan Reid <dgreid@dylanreid.com>2022-01-14 21:47:47 -0800
committerGitHub <noreply@github.com>2022-01-14 21:47:47 -0800
commit599c9f1c76fe59ee912019055ebf721d08980e43 (patch)
treef39d1bc7e2bf0a21c482f4f69c16774dc3f28552 /src/hypervisor.tex
parent76bd881ae086983589f2c70c32bf8163afb6e363 (diff)
downloadriscv-isa-manual-599c9f1c76fe59ee912019055ebf721d08980e43.zip
riscv-isa-manual-599c9f1c76fe59ee912019055ebf721d08980e43.tar.gz
riscv-isa-manual-599c9f1c76fe59ee912019055ebf721d08980e43.tar.bz2
hypervisor: Add Sv57 to &x4 address witdth list (#811)
The Sv57 example wasn't included in the list of expanded widths for the *x4 modes. Signed-off-by: Dylan Reid <dgreid@rivosinc.com> Co-authored-by: Dylan Reid <dgreid@rivosinc.com>
Diffstat (limited to 'src/hypervisor.tex')
-rw-r--r--src/hypervisor.tex2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/hypervisor.tex b/src/hypervisor.tex
index c65b78e..8b10349 100644
--- a/src/hypervisor.tex
+++ b/src/hypervisor.tex
@@ -2526,7 +2526,7 @@ Sv48x4, or Sv57x4, G-stage address translation is a variation on the usual
page-based virtual address translation scheme of Sv32, Sv39, Sv48, or Sv57,
respectively.
In each case, the size of the incoming address is widened by 2~bits (to 34, 41,
-or 50 bits).
+50, or 59 bits).
To accommodate the 2~extra bits, the root page table (only) is expanded by a
factor of four to be 16~KiB instead of the usual 4~KiB.
Matching its larger size, the root page table also must be aligned to a 16~KiB