aboutsummaryrefslogtreecommitdiff
path: root/src/f.tex
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2018-11-01 15:03:19 -0700
committerAndrew Waterman <andrew@sifive.com>2018-11-01 15:03:19 -0700
commitebe1ca4d98294254335d17a7502597b38be5be5e (patch)
treebd9c79151625ed7c51506c2e403ffc1555d6a2af /src/f.tex
parent8e7b4b43ea05d99c1b56b17f7f5fdbba5c610f04 (diff)
downloadriscv-isa-manual-ebe1ca4d98294254335d17a7502597b38be5be5e.zip
riscv-isa-manual-ebe1ca4d98294254335d17a7502597b38be5be5e.tar.gz
riscv-isa-manual-ebe1ca4d98294254335d17a7502597b38be5be5e.tar.bz2
Clarify that FP loads/stores don't mutate NaN payloads
Diffstat (limited to 'src/f.tex')
-rw-r--r--src/f.tex3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/f.tex b/src/f.tex
index 4462164..0f54cc0 100644
--- a/src/f.tex
+++ b/src/f.tex
@@ -363,6 +363,9 @@ offset[11:5] & src & base & W & offset[4:0] & STORE-FP \\
FLW and FSW are only guaranteed to execute atomically if the effective address
is naturally aligned.
+FLW and FSW do not modify the bits being transferred; in particular, the
+payloads of non-canonical NaNs are preserved.
+
\section{Single-Precision Floating-Point Computational Instructions}
\label{sec:single-float-compute}