aboutsummaryrefslogtreecommitdiff
path: root/src/f.tex
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2019-01-18 10:46:34 -0800
committerAndrew Waterman <andrew@sifive.com>2019-01-18 10:46:34 -0800
commit0420fc341ad951340ba3b9e2372768a5421e22d5 (patch)
tree6a189de9296ca28c9070e617ffd772dd784be702 /src/f.tex
parentb6527e1b18eb0110007dc24794addccb04bebc41 (diff)
downloadriscv-isa-manual-0420fc341ad951340ba3b9e2372768a5421e22d5.zip
riscv-isa-manual-0420fc341ad951340ba3b9e2372768a5421e22d5.tar.gz
riscv-isa-manual-0420fc341ad951340ba3b9e2372768a5421e22d5.tar.bz2
Clarify that FMV.X.W doesn't canonicalize NaN payloads
We said this explicitly for FMV.W.X, but not the other way around.
Diffstat (limited to 'src/f.tex')
-rw-r--r--src/f.tex5
1 files changed, 4 insertions, 1 deletions
diff --git a/src/f.tex b/src/f.tex
index 347ebfd..0f8d19c 100644
--- a/src/f.tex
+++ b/src/f.tex
@@ -647,7 +647,10 @@ Instructions are provided to move bit patterns between the
floating-point and integer registers. FMV.X.W moves the
single-precision value in floating-point register {\em rs1}
represented in IEEE 754-2008 encoding to the lower 32 bits of integer
-register {\em rd}. For RV64, the higher 32 bits of the destination
+register {\em rd}. The bits are not
+modified in the transfer, and in particular, the payloads of
+non-canonical NaNs are preserved.
+For RV64, the higher 32 bits of the destination
register are filled with copies of the floating-point number's sign
bit.