aboutsummaryrefslogtreecommitdiff
path: root/src/a.tex
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2019-06-19 16:28:17 -0700
committerAndrew Waterman <andrew@sifive.com>2019-10-02 17:25:49 +0200
commit7fbf2d5e2fe0e3eb830b1c2ca53939388ae58ec5 (patch)
tree11a18484858f944e78180b8617d2ffe13e1d14d4 /src/a.tex
parent02ebc4273e6ab3e9024f34d1f5658d643db3bd84 (diff)
downloadriscv-isa-manual-7fbf2d5e2fe0e3eb830b1c2ca53939388ae58ec5.zip
riscv-isa-manual-7fbf2d5e2fe0e3eb830b1c2ca53939388ae58ec5.tar.gz
riscv-isa-manual-7fbf2d5e2fe0e3eb830b1c2ca53939388ae58ec5.tar.bz2
Remove page breaks
Diffstat (limited to 'src/a.tex')
-rw-r--r--src/a.tex2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/a.tex b/src/a.tex
index d86a37e..72f86f7 100644
--- a/src/a.tex
+++ b/src/a.tex
@@ -238,7 +238,6 @@ memory buffer along the lines of the original transactional memory
proposals as an optional standard extension ``T''.
\end{commentary}
-\newpage
\section{Eventual Success of Store-Conditional Instructions}
\label{sec:lrscseq}
@@ -333,7 +332,6 @@ implement the C11 and C++11 languages, and is substantially easier to provide
in some microarchitectural styles.
\end{commentary}
-\newpage
\section{Atomic Memory Operations}
\label{sec:amo}