diff options
author | Andrew Waterman <andrew@sifive.com> | 2022-03-28 13:47:48 -0700 |
---|---|---|
committer | Andrew Waterman <andrew@sifive.com> | 2022-03-28 13:47:48 -0700 |
commit | 6316ae5f9f325a8ebe8e332503fc08be621eb31f (patch) | |
tree | 18f9b9cdb9c1e81c72f35b8a44c93266b254bb7e | |
parent | c9a172ff2245824b0c55b234a3bb45664394d038 (diff) | |
download | riscv-isa-manual-6316ae5f9f325a8ebe8e332503fc08be621eb31f.zip riscv-isa-manual-6316ae5f9f325a8ebe8e332503fc08be621eb31f.tar.gz riscv-isa-manual-6316ae5f9f325a8ebe8e332503fc08be621eb31f.tar.bz2 |
Add note about FCVT.Q.L[U] never rounding (like FCVT.D.W[U])
-rw-r--r-- | src/q.tex | 3 |
1 files changed, 2 insertions, 1 deletions
@@ -159,7 +159,8 @@ number to a signed 32-bit or 64-bit integer, respectively. FCVT.Q.W or FCVT.Q.L converts a 32-bit or 64-bit signed integer, respectively, into a quad-precision floating-point number. FCVT.WU.Q, FCVT.LU.Q, FCVT.Q.WU, and FCVT.Q.LU variants convert to or from unsigned integer values. FCVT.L[U].Q and -FCVT.Q.L[U] are RV64-only instructions. +FCVT.Q.L[U] are RV64-only instructions. Note FCVT.Q.L[U] always +produces an exact result and is unaffected by rounding mode. \vspace{-0.2in} \begin{center} |