diff options
author | Tynan McAuley <tymcauley@gmail.com> | 2018-06-16 23:13:55 -0400 |
---|---|---|
committer | Tynan McAuley <tymcauley@gmail.com> | 2018-06-16 23:17:29 -0400 |
commit | 40bfc6e1a78b0cb3d992c19973f21cce058e98a5 (patch) | |
tree | 70ec82aecf5a451cf9db917ed1675d7b8a566831 | |
parent | 6847ffd3fa2deb20dc450813e9662b0a56dfe363 (diff) | |
download | riscv-isa-manual-40bfc6e1a78b0cb3d992c19973f21cce058e98a5.zip riscv-isa-manual-40bfc6e1a78b0cb3d992c19973f21cce058e98a5.tar.gz riscv-isa-manual-40bfc6e1a78b0cb3d992c19973f21cce058e98a5.tar.bz2 |
Fixed register name formatting error in c.tex.
Changed the rs1-prime, rs2-prime, and rd-prime names to all be formatted
as italics and to use the math-mode single quote, which is consistent
with how these registers are formatted elsewhere in this file.
-rw-r--r-- | src/c.tex | 2 |
1 files changed, 1 insertions, 1 deletions
@@ -343,7 +343,7 @@ Floating-Point Register ABI Name & {\tt fs0} & {\tt fs1} & {\tt fa0} & {\ \end{tabular} \end{center} } -\caption{Registers specified by the three-bit rs1', rs2', and rd' fields of the CIW, CL, CS, and CB formats.} +\caption{Registers specified by the three-bit {\em rs1$'$}, {\em rs2$'$}, and {\em rd$'$} fields of the CIW, CL, CS, and CB formats.} \label{registers} \end{table} |