diff options
| author | Andrew Waterman <andrew@sifive.com> | 2021-08-11 05:43:49 -0700 |
|---|---|---|
| committer | Andrew Waterman <andrew@sifive.com> | 2021-08-11 05:43:49 -0700 |
| commit | 50694a2c0d5393690a9e0c8d309cf064f6c8c0e4 (patch) | |
| tree | 3e56fff5ca15825a01f6f1c9896c5a977d73da6e | |
| parent | a37624efe5ac1a23818e7b3b73c7a39ed280e0d7 (diff) | |
| download | riscv-isa-manual-50694a2c0d5393690a9e0c8d309cf064f6c8c0e4.zip riscv-isa-manual-50694a2c0d5393690a9e0c8d309cf064f6c8c0e4.tar.gz riscv-isa-manual-50694a2c0d5393690a9e0c8d309cf064f6c8c0e4.tar.bz2 | |
Clarify that RV64 accesses to mtime[cmp] are atomic
As stated clearly by the preceding text, the baroque sequence for updating
mtimecmp is for RV32. RV64 simply uses aligned loads and stores.
Closes #639
| -rw-r--r-- | src/machine.tex | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/machine.tex b/src/machine.tex index f77c54f..da03202 100644 --- a/src/machine.tex +++ b/src/machine.tex @@ -2351,7 +2351,7 @@ to the intermediate value of the comparand: \end{figure} For RV64, naturally aligned 64-bit memory accesses to the {\tt mtime} and {\tt - mtimecmp} registers are atomic. + mtimecmp} registers are additionally supported and are atomic. \section{Machine-Mode Privileged Instructions} |