aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2023-07-12 13:36:48 -0700
committerAndrew Waterman <andrew@sifive.com>2023-07-12 13:40:16 -0700
commit6307d2c9d223649c315b728a40d392899e3f0c8a (patch)
tree60fd8fbf132aea82e5d95e7b0f5060d158d85e75
parent8631b79db26cb338cb2b697e5afeb1350396df51 (diff)
downloadriscv-isa-manual-6307d2c9d223649c315b728a40d392899e3f0c8a.zip
riscv-isa-manual-6307d2c9d223649c315b728a40d392899e3f0c8a.tar.gz
riscv-isa-manual-6307d2c9d223649c315b728a40d392899e3f0c8a.tar.bz2
RV64E cleanup
-rw-r--r--src/c-st-ext.adoc2
-rw-r--r--src/machine.adoc2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/c-st-ext.adoc b/src/c-st-ext.adoc
index 8e260d2..c488af1 100644
--- a/src/c-st-ext.adoc
+++ b/src/c-st-ext.adoc
@@ -185,7 +185,7 @@ ADDI4SPN instruction.
The RISC-V ABI was changed to make the frequently used registers map to
registers 'x8-x15'. This simplifies the decompression decoder by
having a contiguous naturally aligned set of register numbers, and is
-also compatible with the RV32E and RV64E base ISA, which only have 16 integer
+also compatible with the RV32E and RV64E base ISAs, which only have 16 integer
registers.
====
Compressed register-based floating-point loads and stores also use the
diff --git a/src/machine.adoc b/src/machine.adoc
index 19cc013..38ba47f 100644
--- a/src/machine.adoc
+++ b/src/machine.adoc
@@ -66,7 +66,7 @@ The Extensions field encodes the presence of the standard extensions,
with a single bit per letter of the alphabet (bit 0 encodes presence of
extension "A" , bit 1 encodes presence of extension "B", through to
bit 25 which encodes "Z"). The "I" bit will be set for RV32I, RV64I,
-RV128I base ISAs, and the "E" bit will be set for RV32E, RV64E. The
+and RV128I base ISAs, and the "E" bit will be set for RV32E and RV64E. The
Extensions field is a *WARL* field that can contain writable bits where the
implementation allows the supported ISA to be modified. At reset, the
Extensions field shall contain the maximal set of supported extensions,