aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2019-04-08 11:18:15 -0700
committerAndrew Waterman <andrew@sifive.com>2019-04-08 11:18:15 -0700
commit051ff7128923113a96f1fce37a6483ee83477a83 (patch)
tree1bfd65fad676614b581029ab136b9f3615e33696
parent3f98f6087b75e52ec4f61681769b5f6931df2f06 (diff)
downloadriscv-isa-manual-051ff7128923113a96f1fce37a6483ee83477a83.zip
riscv-isa-manual-051ff7128923113a96f1fce37a6483ee83477a83.tar.gz
riscv-isa-manual-051ff7128923113a96f1fce37a6483ee83477a83.tar.bz2
Elucidate two uses of the word "error"
Resolves #365
-rw-r--r--src/machine.tex2
-rw-r--r--src/supervisor.tex4
2 files changed, 4 insertions, 2 deletions
diff --git a/src/machine.tex b/src/machine.tex
index 5f99bf1..41298c3 100644
--- a/src/machine.tex
+++ b/src/machine.tex
@@ -628,7 +628,7 @@ behavior.
To reduce hardware complexity, the architecture imposes no checks that
lower-privilege modes have XLEN settings less than or equal to the
next-higher privilege mode. In practice, such settings would almost
-always be an error, but machine operation is well-defined even in this
+always be a software bug, but machine operation is well-defined even in this
case.
\end{commentary}
diff --git a/src/supervisor.tex b/src/supervisor.tex
index 9956c7c..99d06e1 100644
--- a/src/supervisor.tex
+++ b/src/supervisor.tex
@@ -1255,7 +1255,9 @@ The G bit designates a {\em global} mapping. Global mappings are those that
exist in all address spaces. For non-leaf PTEs, the global setting implies
that all mappings in the subsequent levels of the page table are global. Note
that failing to mark a global mapping as global merely reduces performance,
-whereas marking a non-global mapping as global is an error.
+whereas marking a non-global mapping as global is a software bug that,
+after switching to an address space with a different non-global mapping for
+that address range, can unpredictably result in either mapping being used.
\begin{commentary}
Global mappings need not be stored redundantly in address-translation caches