aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2024-03-26 13:21:19 -0700
committerGitHub <noreply@github.com>2024-03-26 13:21:19 -0700
commit8abdb412f89661437482833757c6baf7f200e593 (patch)
treeaf3a22ee594282f85eed0e8b1c42788c988062e3
parentb3ee62f3e9c15ff50df8438c43e0c474f6d22b8e (diff)
parent31d451b2bd14cccb1f603846b5fb465671b0dc1d (diff)
downloadriscv-isa-manual-8abdb412f89661437482833757c6baf7f200e593.zip
riscv-isa-manual-8abdb412f89661437482833757c6baf7f200e593.tar.gz
riscv-isa-manual-8abdb412f89661437482833757c6baf7f200e593.tar.bz2
Merge pull request #1292 from riscv/smcdeleg-fixes
Set explicit anchor on table.
-rw-r--r--src/smcdeleg.adoc3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/smcdeleg.adoc b/src/smcdeleg.adoc
index ba890f5..fd67d82 100644
--- a/src/smcdeleg.adoc
+++ b/src/smcdeleg.adoc
@@ -44,6 +44,7 @@ with counter _i_ can be read or written via `sireg*`, while `siselect` holds
the table below.
.Indirect HPM State Mappings
+[#indirect-hpm-state-mappings]
[width="100%",cols="21%,20%,21%,18%,20%",options="header",]
|===
|*`siselect` value* |*`sireg*` |*`sireg4`* |*`sireg2`* |*`sireg5`*
@@ -90,7 +91,7 @@ NOTE: _The memory-mapped `mtime` register is not a performance monitoring
counter to be managed by supervisor software, hence the special
treatment of `siselect` value 0x41 described above._
-For each `siselect` and `sireg*` combination defined in <<Indirect HPM State Mappings>>, the table
+For each `siselect` and `sireg*` combination defined in <<indirect-hpm-state-mappings>>, the table
further indicates the extensions upon which the underlying counter state
depends. If any extension upon which the underlying state depends is not
implemented, an attempt from M or S mode to access the given state