diff options
author | Andrew Waterman <andrew@sifive.com> | 2020-12-28 18:19:44 -0800 |
---|---|---|
committer | Andrew Waterman <andrew@sifive.com> | 2020-12-28 18:21:02 -0800 |
commit | 5890a1a702abf4157d5879717a39d8ecdae0de68 (patch) | |
tree | ad3969de3526d35a413a010813449d59f61c3475 | |
parent | 66dc1729544fd2e80390ba3dd1937b10a6977903 (diff) | |
download | riscv-isa-manual-5890a1a702abf4157d5879717a39d8ecdae0de68.zip riscv-isa-manual-5890a1a702abf4157d5879717a39d8ecdae0de68.tar.gz riscv-isa-manual-5890a1a702abf4157d5879717a39d8ecdae0de68.tar.bz2 |
Clarify when FP conversions raise the Inexact flag
-rw-r--r-- | src/f.tex | 6 |
1 files changed, 3 insertions, 3 deletions
@@ -594,9 +594,9 @@ instructions round according to the {\em rm} field. A floating-point register can be initialized to floating-point positive zero using FCVT.S.W {\em rd}, {\tt x0}, which will never set any exception flags. -All floating-point conversion instructions set the Inexact exception flag if the -result differs from its operand value, yet is representable in the destination -format. +All floating-point conversion instructions set the Inexact exception flag if +the rounded result differs from the operand value and the Invalid exception +flag is not set. \vspace{-0.2in} \begin{center} |