aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKersten Richter <kersten@riscv.org>2024-06-07 11:15:48 -0500
committerGitHub <noreply@github.com>2024-06-07 11:15:48 -0500
commitfe71eeeac470f5212a69d641e3f1b1613e089639 (patch)
treee82c91839d5be16572d5ac9e370614e5937039ed
parenta53df51e58ae97c99320a48c2387d1e9ced8b440 (diff)
downloadriscv-isa-manual-fe71eeeac470f5212a69d641e3f1b1613e089639.zip
riscv-isa-manual-fe71eeeac470f5212a69d641e3f1b1613e089639.tar.gz
riscv-isa-manual-fe71eeeac470f5212a69d641e3f1b1613e089639.tar.bz2
Update src/images/wavedrom/cr-register.adoc
Signed-off-by: Kersten Richter <kersten@riscv.org>
-rw-r--r--src/images/wavedrom/cr-register.adoc2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/images/wavedrom/cr-register.adoc b/src/images/wavedrom/cr-register.adoc
index 1f4e6de..a90c814 100644
--- a/src/images/wavedrom/cr-register.adoc
+++ b/src/images/wavedrom/cr-register.adoc
@@ -72,7 +72,7 @@
....
{reg: [
{bits: 2, name: 'op', type: 8},
- {bits: 3, name: 'rs2', type: 4},
+ {bits: 3, name: 'rs2&prime;', type: 4},
{bits: 2, name: 'funct2', type: 8},
{bits: 3, name: 'rd`/rs1', type: 7},
{bits: 6, name: 'funct6', type: 8},