aboutsummaryrefslogtreecommitdiff
path: root/debug/targets/SiFive/HiFiveUnleashed.py
blob: dd92a53aa99e473a078908df6d0213b603fedcb5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
import targets

class E51(targets.Hart):
    xlen = 64
    ram = 0x80000000
    ram_size = 1024 * 1024
    instruction_hardware_breakpoint_count = 2
    reset_vectors = [0x1004]

class U54(targets.Hart):
    xlen = 64
    ram = 0x80000000
    ram_size = 1024 * 1024
    instruction_hardware_breakpoint_count = 2
    reset_vectors = [0x1004]

class HiFiveUnleashed(targets.Target):
    support_hasel = False
    harts = [E51(), U54(), U54(), U54(), U54()]