HiFive1.py\SiFive\targets\debug - riscv-tools/riscv-tests.git - Unnamed repository; edit this file 'description' to name the repository.

index : riscv-tools/riscv-tests.git

Unnamed repository; edit this file 'description' to name the repository.

root

about summary refs log tree commit diff

path: root/debug/targets/SiFive/HiFive1.py

blob: 813829e415116ec15a76c463924f168c14f83c87 (plain)

import targets

class HiFive1(targets.Target):
    xlen = 32
    ram = 0x80000000
    ram_size = 16 * 1024
    instruction_hardware_breakpoint_count = 2
    misa = 0x40001105