aboutsummaryrefslogtreecommitdiff
path: root/env
AgeCommit message (Expand)AuthorFilesLines
2015-11-06update envAndrew Waterman1-5/+5
2015-09-28fix to riscv_test.h in envHoward Mao1-5/+5
2015-09-20Remove Hwacha v3 testsAndrew Waterman1-5/+5
2015-07-17don't pass fpu/vector tests when fpu/vector not presentYunsup Lee1-8/+5
2015-07-06Coherence torture test for VM testsAndrew Waterman1-5/+8
2015-07-05New M-mode timersAndrew Waterman1-5/+5
2015-07-01Add _hard_float check in crt.S.Christopher Celio1-8/+5
2015-05-19Add basic WFI testAndrew Waterman1-5/+8
2015-05-14Fix VM, MIP encodingAndrew Waterman1-5/+5
2015-05-09Update to privileged architecture version 1.7Andrew Waterman1-5/+5
2015-04-03Run RV32 tests on spike with --isa=RV32Andrew Waterman1-5/+5
2015-03-30Update envAndrew Waterman1-5/+5
2015-03-27New virtual memory implementation (Sv39)Andrew Waterman1-5/+5
2015-03-25split out S-mode tests and M-mode testsYunsup Lee1-5/+5
2015-03-24Don't assume PRV1/2 and IE1/2 are resetAndrew Waterman1-5/+5
2015-03-17push envYunsup Lee1-5/+5
2015-03-17Merge [shm]call into ecall, [shm]ret into eretAndrew Waterman1-5/+5
2015-03-16revamp vector tests with new privileged spec, and add scalar pt testsYunsup Lee1-5/+5
2015-03-14Add PTE dirty bit testAndrew Waterman1-5/+5
2015-03-12Use hcall instead of mcallAndrew Waterman1-5/+5
2015-03-12Update to new privileged specAndrew Waterman1-5/+5
2015-01-09Add LICENSEAndrew Waterman1-5/+5
2015-01-04Avoid deprecated "b" pseudo-op; use "j" insteadAndrew Waterman1-5/+5
2014-12-03Use new toolchain and calling conventionAndrew Waterman1-9/+5
2014-11-22push envYunsup Lee1-5/+9
2014-11-06Fix build with riscv-gcc version 4.9Andrew Waterman1-8/+5
2014-10-24push envYunsup Lee1-5/+8
2014-04-07Resync env with riscv-opcodesStephen Twigg1-5/+5
2014-04-07Add radix sort benchmarkAndrew Waterman1-5/+5
2014-04-03Sync env with opcodesStephen Twigg1-5/+5
2014-03-03update envYunsup Lee1-5/+5
2014-03-02push envYunsup Lee1-5/+5
2014-02-27push envYunsup Lee1-5/+5
2014-02-25push envYunsup Lee1-5/+5
2014-02-06fix recursive interrupts, and more improvements to codeYunsup Lee1-5/+5
2014-02-06Improve VM trap entry codeAndrew Waterman1-5/+5
2014-02-06Clean up benchmarks; support uarch-specific countersAndrew Waterman1-5/+5
2014-02-06push envYunsup Lee1-5/+5
2014-01-31Add rv32si tests, including illegality of shamt[5]Andrew Waterman1-5/+5
2014-01-31Reference TESTNUM instead of x28 directlyAndrew Waterman1-5/+5
2014-01-20Push envQuan Nguyen1-5/+5
2014-01-16Make LR/SC test more thoroughAndrew Waterman1-5/+5
2014-01-13Update v envAndrew Waterman1-5/+5
2013-11-25Update benchmarks to new privileged ISAAndrew Waterman1-5/+5
2013-11-24Update to new privileged ISAAndrew Waterman1-4/+5
2013-11-13added riscv-test-env as a submoduleYunsup Lee1-0/+5
2013-11-13split out envs from riscv-testsYunsup Lee12-1200/+0
2013-11-05add accelerator disabled causeYunsup Lee1-0/+1
2013-11-05correctly set SR_EA bit for all vector physical testsYunsup Lee1-2/+3
2013-10-18revamp pt tests as wellYunsup Lee4-37/+28