aboutsummaryrefslogtreecommitdiff
path: root/debug
diff options
context:
space:
mode:
authorChristopher Celio <celio@eecs.berkeley.edu>2018-04-30 17:03:50 -0700
committerAndrew Waterman <aswaterman@gmail.com>2018-04-30 17:03:50 -0700
commit67500e2f200619bcd8ca3a8e5d396ea3021a7e27 (patch)
tree40ed7936c5953c5ebc82c62526828d769dd535fb /debug
parent35a6b67f48782994d7a62cf46e0aef9190d5d7d9 (diff)
downloadriscv-tests-67500e2f200619bcd8ca3a8e5d396ea3021a7e27.zip
riscv-tests-67500e2f200619bcd8ca3a8e5d396ea3021a7e27.tar.gz
riscv-tests-67500e2f200619bcd8ca3a8e5d396ea3021a7e27.tar.bz2
[rv64ua/lrsc] Initialize memory read out. (#135)
* [rv64ua/lrsc] Initialize memory read out. Even though the load contents are discarded, this un-initialized memory value can lead to a divergence for co-simulation between two different RISC-V designs. * [rv64ua/lrsc] Use .skip instead of .align.
Diffstat (limited to 'debug')
0 files changed, 0 insertions, 0 deletions