aboutsummaryrefslogtreecommitdiff
path: root/parse-opcodes
AgeCommit message (Expand)AuthorFilesLines
2017-11-27Rename sptbr to satp and sbadaddr to stvalAndrew Waterman1-3/+3
2017-05-17Merge remote-tracking branch 'origin/priv-1.10'Palmer Dabbelt1-15/+38
2017-05-07SB->B; UJ->JAndrew Waterman1-2/+2
2017-04-25Add ECALL/EBREAK to privileged instruction tableAndrew Waterman1-0/+2
2017-04-25FMV.X.S/FMV.S.X -> FMV.X.W/FMV.W.XAndrew Waterman1-2/+2
2017-04-25Remove hret instructionAndrew Waterman1-1/+1
2017-03-31Support generating Go code (#3)Benjamin Barenblat1-0/+41
2017-03-27Separate page faults from physical memory access exceptionsAndrew Waterman1-3/+6
2017-03-23Add PMPAndrew Waterman1-0/+20
2017-03-09New counter-enable mechanismAndrew Waterman1-2/+2
2017-02-20Remove sfence.vm and add sfence.vmaAndrew Waterman1-5/+3
2016-12-21Fix first line of riscv-opc.h, gnu coding style need end with 1 dot and 2 spaceKito Cheng1-1/+1
2016-08-26Renumber misa; add performance counter CSRsAndrew Waterman1-33/+154
2016-08-25Re-rename trigger registers to be 1-basedAndrew Waterman1-3/+3
2016-08-25Make hardware triggers match latest spec.Tim Newsome1-4/+4
2016-06-30Remove instructions from privilege spec that are already in user specAndrew Waterman1-5/+2
2016-06-17Remove sasid (it's merged into sptbr now)Andrew Waterman1-1/+0
2016-06-08Add breakpoint CSRsAndrew Waterman1-0/+4
2016-06-01Add dret instruction and debug CSRs. (#5)Tim Newsome1-0/+3
2016-05-13Remove arg lists from latex tablesAndrew Waterman1-42/+1
2016-05-02Remove mipi registersAndrew Waterman1-1/+0
2016-05-02Remove tohost/fromhostAndrew Waterman1-2/+0
2016-04-30Remove mcfgaddr; change memory mapAndrew Waterman1-2/+1
2016-04-30Remove mtimecmpAndrew Waterman1-2/+0
2016-04-30ERET -> xRETAndrew Waterman1-1/+1
2016-04-06Remove nonstandard stats, uarch CSRsAndrew Waterman1-21/+0
2016-03-03Update CSR encodingAndrew Waterman1-0/+19
2016-02-28WIP on priv spec v1.9Andrew Waterman1-30/+14
2016-02-28WIP on priv spec v1.9Andrew Waterman1-16/+15
2016-02-05WIP on priv spec v1.9Andrew Waterman1-5/+4
2015-11-12add miobase, mipi; drop send_ipiAndrew Waterman1-1/+2
2015-09-28In C headers, keep instructions in original input orderAndrew Waterman1-2/+2
2015-09-08Use BitPat instead of Bits for Chisel3Andrew Waterman1-1/+1
2015-09-08update to latest RVC proposalAndrew Waterman1-2/+5
2015-07-28Fix DECLARE_CAUSE macrosAndrew Waterman1-1/+1
2015-07-05New machine-mode timer facilityAndrew Waterman1-1/+1
2015-05-09Update to privileged architecture version 1.7Andrew Waterman1-25/+96
2015-03-30RVC draftAndrew Waterman1-13/+2
2015-03-17Merge [shm]call into ecall, [shm]ret into eretAndrew Waterman1-8/+6
2015-03-12Update to new privileged specAndrew Waterman1-27/+53
2014-04-03Move stats registerStephen Twigg1-1/+1
2014-03-18Add rdcycleh etc. for RV32Andrew Waterman1-6/+22
2014-03-11Fix syntax error in generated opcodesAndrew Waterman1-2/+2
2014-03-11New FP encodingAndrew Waterman1-15/+20
2014-03-06Add fclass.{s|d} instructionsAndrew Waterman1-2/+4
2014-02-14Renumber uarch CSRs into custom CSR spaceAndrew Waterman1-16/+16
2014-02-06Reserve 16 uarch-specific read-only userspace countersAndrew Waterman1-0/+16
2014-01-21Add DECLARE_CAUSE macroAndrew Waterman1-0/+5
2014-01-21Auto-generate exception cause numbersAndrew Waterman1-0/+27
2013-12-09New RDCYCLE encodingAndrew Waterman1-36/+35
generated by cgit v1.1 at 2024-11-13 13:55:11 +0000