diff options
author | Andrew Waterman <waterman@cs.berkeley.edu> | 2015-10-05 21:29:06 -0700 |
---|---|---|
committer | Andrew Waterman <waterman@cs.berkeley.edu> | 2015-10-05 21:29:06 -0700 |
commit | f4333ac533615f0c281b41356bde944f2683a6a9 (patch) | |
tree | 6f0719c0c0f52fd91d115b41daf568bb5cf5dfcb /opcodes-rvc-pseudo | |
parent | 76f508c8b75ba5d19f1d4570b0c9366aafef557f (diff) | |
download | riscv-opcodes-f4333ac533615f0c281b41356bde944f2683a6a9.zip riscv-opcodes-f4333ac533615f0c281b41356bde944f2683a6a9.tar.gz riscv-opcodes-f4333ac533615f0c281b41356bde944f2683a6a9.tar.bz2 |
move towards RVC 1.8
Diffstat (limited to 'opcodes-rvc-pseudo')
-rw-r--r-- | opcodes-rvc-pseudo | 19 |
1 files changed, 10 insertions, 9 deletions
diff --git a/opcodes-rvc-pseudo b/opcodes-rvc-pseudo index a357a03..43c6199 100644 --- a/opcodes-rvc-pseudo +++ b/opcodes-rvc-pseudo @@ -1,14 +1,15 @@ # these aren't really pseudo-ops, but they overlay other encodings, # so they are here to prevent parse-opcodes from barfing -@c.jr 1..0=0 15..13=0 12=0 11..7=ignore 6..2=0 -@c.jalr 1..0=0 15..13=0 12=1 11..7=ignore 6..2=0 -@c.ebreak 1..0=0 15..13=0 12=1 11..7=0 6..2=0 -@c.addi16sp 1..0=2 15..13=5 12=ignore 11..7=0 6..2=ignore -@c.nop 1..0=2 15..13=6 12=0 11..7=0 6..2=0 +@c.nop 1..0=1 15..13=4 12=0 11..7=0 6..2=0 +@c.addi16sp 1..0=1 15..13=7 12=ignore 11..7=2 6..2=ignore +@c.jr 1..0=2 15..13=4 12=0 11..7=ignore 6..2=0 +@c.jalr 1..0=2 15..13=4 12=1 11..7=ignore 6..2=0 +@c.ebreak 1..0=2 15..13=4 12=1 11..7=0 6..2=0 # RV64C -@c.sd 1..0=0 15..13=3 12=ignore 11..2=ignore # c.fsw for RV32 -@c.ld 1..0=0 15..13=7 12=ignore 11..2=ignore # c.flw for RV32 -@c.sdsp 1..0=1 15..13=3 12=ignore 11..2=ignore # c.fswsp for RV32 -@c.ldsp 1..0=1 15..13=7 12=ignore 11..2=ignore # c.flwsp for RV32 +@c.ld 1..0=0 15..13=3 12=ignore 11..2=ignore # c.flw for RV32 +@c.sd 1..0=0 15..13=7 12=ignore 11..2=ignore # c.fsw for RV32 +@c.addiw 1..0=1 15..13=5 12=ignore 11..2=ignore # c.jal for RV32 +@c.ldsp 1..0=2 15..13=3 12=ignore 11..2=ignore # c.flwsp for RV32 +@c.sdsp 1..0=2 15..13=7 12=ignore 11..2=ignore # c.fswsp for RV32 |