index
:
riscv-tools.git
bump-20180430
bump-debug
bump-spike
bump-tests-for-debug-priv
cs152-sp18-lab3
debug-fix-dontdeleteme
debug-user-niceness
debug_vcs_timeouts
faster_gdb_test
fesvr-dont-die
fesvr_dtm
master
merge
merge-priv-1.9
mmio-hack
more_timeout_fixes
mpsse_flush
new-abi
new_privileged_isa
newprogram
no_examine_target
openocd-enum
openocd-faster-sim
openocd-merge
openocd-no-progbuf
openocd_gdb_watchpoint
openocd_sba_option
priv-1.10
priv-1.9
privchange-dontdeleteme
project-template-compat
release
rvv
sim_remote_bitbang
test_rocket_chip_regression_build
tests-xlen
timsifive
tmp
usb_error
version_check
with_gdb
xlen_args
xml_registers
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv-pk
Age
Commit message (
Collapse
)
Author
Files
Lines
2016-01-12
new NaN semantics; change MIPI behavior
Andrew Waterman
1
-0
/
+0
2015-11-28
Update pk
Andrew Waterman
1
-0
/
+0
2015-11-25
Use MMIO for device discovery
Andrew Waterman
1
-0
/
+0
2015-09-28
bump submodules
Scott Beamer
1
-0
/
+0
2015-08-18
Upgrade to privileged architecture v1.7, sans qemu
Andrew Waterman
1
-0
/
+0
2015-02-17
sync up riscv-tools
Yunsup Lee
1
-0
/
+0
2015-01-21
Update fesvr, pk, and toolchain
Andrew Waterman
1
-0
/
+0
2015-01-04
update all repos
Andrew Waterman
1
-0
/
+0
2014-12-03
New ABI/tool
Andrew Waterman
1
-0
/
+0
2014-10-24
push isa-sim,opcodes,pk,tests
Yunsup Lee
1
-0
/
+0
2014-10-12
bump submodule versions
Scott Beamer
1
-0
/
+0
2014-08-21
bump submodule versions
Scott Beamer
1
-0
/
+0
2014-05-19
bumped submodule versions
Scott Beamer
1
-0
/
+0
2014-04-07
Update riscv-opcodes. Other correspondent projects made consistent.
Stephen Twigg
1
-0
/
+0
2014-03-11
New FP encoding
Andrew Waterman
1
-0
/
+0
2014-03-08
Add fclass.{s|d} instructions
Andrew Waterman
1
-0
/
+0
2014-03-02
sync up gcc,isa-sim,opcodes,pk,tests
Yunsup Lee
1
-0
/
+0
2014-02-10
Revert to old AUIPC definition
Andrew Waterman
1
-0
/
+0
2014-02-06
push gcc,spike,pk,tests
Yunsup Lee
1
-0
/
+0
2014-02-04
Simplify syscall ABI
Andrew Waterman
1
-0
/
+0
Don't use a3 to return failure codes--just check (v0 < 0)
2014-01-28
Fix some bugs related to dynamic linking
Andrew Waterman
1
-0
/
+0
2014-01-26
Build and use dynamic libraries
Andrew Waterman
1
-0
/
+0
2014-01-21
Generate CAUSE numbers from riscv-opcodes; add CSR test
Andrew Waterman
1
-0
/
+0
2014-01-13
Swap JAL/JALR encoding; various GCC fixes
Andrew Waterman
1
-0
/
+0
2013-12-29
Update gcc and pk
Andrew Waterman
1
-0
/
+0
2013-11-25
Update to new privileged ISA
Andrew Waterman
1
-0
/
+0
2013-11-21
fix slli/slliw encoding bug
Yunsup Lee
1
-0
/
+0
thanks to dina@technion
2013-11-05
push isa-sim,pk,tests
Yunsup Lee
1
-0
/
+0
2013-10-10
push gcc,isa-sim,opcodes,pk,tests
Yunsup Lee
1
-0
/
+0
2013-09-21
New ISA encoding
Andrew Waterman
1
-0
/
+0
2013-06-10
Fix Darwin build again
Andrew Waterman
1
-0
/
+0
2013-05-24
push riscv-fesvr,riscv-pk
Yunsup Lee
1
-0
/
+0
2013-04-19
push riscv-fesvr,riscv-gcc,riscv-isa-sim,riscv-opcodes,riscv-pk
Yunsup Lee
1
-0
/
+0
2013-03-19
push riscv-gcc,riscv-isa-sim,riscv-pk
Yunsup Lee
1
-0
/
+0
2013-01-25
update to library-based fesvr; assume $RISCV env var
Andrew Waterman
1
-0
/
+0
2012-09-04
update tohost/fromhost protocol; fix FP emulation
Andrew Waterman
1
-0
/
+0
2012-03-24
new supervisor mode
Andrew Waterman
1
-0
/
+0
2012-03-18
update vector fences
Andrew Waterman
1
-0
/
+0
2012-03-18
update gcc,isa-sim,pk:clean up vector exception instructions
Yunsup Lee
1
-0
/
+0
2012-03-13
update gcc,isa-sim,pk: add more instructions for vector exception handling
Yunsup Lee
1
-0
/
+0
2012-03-13
update gcc,isa-sim,pk: add vvcfg,vtcfg
Yunsup Lee
1
-0
/
+0
2012-03-13
update gcc,isa-sim,pk: opcodes cleanup
Yunsup Lee
1
-0
/
+0
2012-03-10
update gcc,isa-sim,pk: slight change to vector supervisor instructions
Yunsup Lee
1
-0
/
+0
2012-03-03
update gcc,isa-sim,pk: new instructions to handle vector exceptions
Yunsup Lee
1
-0
/
+0
2011-11-11
Update to new compiler toolchain
Your Name
1
-0
/
+0
2011-08-28
added riscv-isa-sim, riscv-fesvr, riscv-gcc-newlib, riscv-pk repos as submodules
Rimas Avizienis
1
-0
/
+0