aboutsummaryrefslogtreecommitdiff
path: root/riscv-isa-sim
AgeCommit message (Expand)AuthorFilesLines
2017-01-04Delete obsolete references to JOBS variableAndrew Waterman1-0/+0
2016-11-16Bump riscv-tests and riscv-isa-sim to pull in changes related to OpenOCD GDB ...Richard Xia1-0/+0
2016-10-25Bump riscv-tests to include debug tool improvements. (#46)Richard Xia1-0/+0
2016-10-10bump spikeAndrew Waterman1-0/+0
2016-09-21bump gcc, spike, pk, testsAndrew Waterman1-0/+0
2016-08-26WIP on priv-1.9.1Andrew Waterman1-0/+0
2016-08-16bump gcc, spike, pk, testspriv-1.9-rc0Andrew Waterman1-0/+0
2016-07-22ISA test detect presence of user modeHoward Mao1-0/+0
2016-07-16bump submodule pointersAndrew Waterman1-0/+0
2016-07-06Update to new PTE formatAndrew Waterman1-0/+0
2016-06-23Remove HTIFfreedom-unleashed-v0.1Andrew Waterman1-0/+0
2016-06-17remove sasid; bump testsAndrew Waterman1-0/+0
2016-06-09Update breakpoint specAndrew Waterman1-0/+0
2016-06-08Add provisional HW breakpoint supportAndrew Waterman1-0/+0
2016-06-01bump toolchainAndrew Waterman1-0/+0
2016-05-22more WIP on privileged arch v1.9Andrew Waterman1-0/+0
2016-05-03Update to gcc 6.1Andrew Waterman1-0/+0
2016-05-02Remove tohost/fromhost CSRsAndrew Waterman1-0/+0
2016-04-30ERET -> xRET; change memory mapAndrew Waterman1-0/+0
2016-04-22Add script to build RV32IM spike/compilerAndrew Waterman1-0/+0
2016-03-14WIP on privileged spec v1.9Andrew Waterman1-0/+0
2016-03-01bump tests and spike for fcvt changeColin Schmidt1-0/+0
2016-01-30Bump Spike for a NaN fixPalmer Dabbelt1-0/+0
2016-01-12new NaN semantics; change MIPI behaviorAndrew Waterman1-0/+0
2016-01-05bump submodulesScott Beamer1-0/+0
2015-11-25Use MMIO for device discoveryAndrew Waterman1-0/+0
2015-09-28bump submodulesScott Beamer1-0/+0
2015-08-18Upgrade to privileged architecture v1.7, sans qemuAndrew Waterman1-0/+0
2015-02-17sync up riscv-toolsYunsup Lee1-0/+0
2015-01-20update all reposAndrew Waterman1-0/+0
2015-01-04update all reposAndrew Waterman1-0/+0
2014-12-03New ABI/toolAndrew Waterman1-0/+0
2014-10-24push isa-sim,opcodes,pk,testsYunsup Lee1-0/+0
2014-10-12bump submodule versionsScott Beamer1-0/+0
2014-08-21bump submodule versionsScott Beamer1-0/+0
2014-07-30bump submodulesSagar Karandikar1-0/+0
2014-04-25Various toolchain fixes/improvementsAndrew Waterman1-0/+0
2014-04-07Update riscv-opcodes. Other correspondent projects made consistent.Stephen Twigg1-0/+0
2014-03-11New FP encodingAndrew Waterman1-0/+0
2014-03-08Add fclass.{s|d} instructionsAndrew Waterman1-0/+0
2014-03-02sync up gcc,isa-sim,opcodes,pk,testsYunsup Lee1-0/+0
2014-02-25add extensions option to riscv-dis for better disassemblyYunsup Lee1-0/+0
2014-02-14Renumber uarch CSRs into custom CSR spaceAndrew Waterman1-0/+0
2014-02-10Revert to old AUIPC definitionAndrew Waterman1-0/+0
2014-02-06push gcc,spike,pk,testsYunsup Lee1-0/+0
2014-02-03Remove vsetprec and add vfmsv, vfmvvQuan Nguyen1-0/+0
2014-01-31Fix Darwin buildAndrew Waterman1-0/+0
2014-01-28Fix some bugs related to dynamic linkingAndrew Waterman1-0/+0
2014-01-26Build and use dynamic librariesAndrew Waterman1-0/+0
2014-01-21Generate CAUSE numbers from riscv-opcodes; add CSR testAndrew Waterman1-0/+0